)]}'
{
  "commit": "0807da5938b2d64fef7f1109fb4014de6392cbf7",
  "tree": "0f7f39e83fc5c93b240419025b68edf32dcb78fa",
  "parents": [
    "3b8e285c21d12082a85a142ef73a1648d41cae46"
  ],
  "author": {
    "name": "Eric Miao",
    "email": "eric.miao@marvell.com",
    "time": "Wed Jan 07 18:01:51 2009 +0800"
  },
  "committer": {
    "name": "Eric Miao",
    "email": "eric.miao@marvell.com",
    "time": "Mon Mar 09 21:22:38 2009 +0800"
  },
  "message": "[ARM] pxa: access GPIO registers by chip so to make it further generic\n\nLet\u0027s handle GPIOs by banks, each bank covers up to 32 GPIOs with one set\nof registers, and each set of registers start from different offsets.\n\n           GPLR    GPDR    GPSR    GPCR    GRER    GFER    GEDR\n BANK 0 - 0x0000  0x000C  0x0018  0x0024  0x0030  0x003C  0x0048\n BANK 1 - 0x0004  0x0010  0x001C  0x0028  0x0034  0x0040  0x004C\n BANK 2 - 0x0008  0x0014  0x0020  0x002C  0x0038  0x0044  0x0050\n\n BANK 3 - 0x0100  0x010C  0x0118  0x0124  0x0130  0x013C  0x0148\n BANK 4 - 0x0104  0x0110  0x011C  0x0128  0x0134  0x0140  0x014C\n BANK 5 - 0x0108  0x0114  0x0120  0x012C  0x0138  0x0144  0x0150\n\n NOTE:\n   BANK 3 is only available on PXA27x and later processors.\n   BANK 4 and 5 are only available on PXA935\n\n1. introduce GPIO_BANK(n) for the offset base of each bank\n\n2. \u0027struct pxa_gpio_chip\u0027 is expanded to include IRQ edge and mask\n   setings, and saved register values as well, and is dynamically\n   allocated due to possible bank number ranging from 3 to 6\n\n3. all accesses to GPIO registers are made through \u0027regbase\u0027 within\n   \u0027pxa_gpio_chip\u0027, and register offset\n\n4. introduce several inline functions to simplify the code a bit\n\n5. change IRQ demux handler to base on gpio chips\n\nSigned-off-by: Mike Rapoport \u003cmike@compulab.co.il\u003e\nSigned-off-by: Eric Miao \u003ceric.miao@marvell.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "41935590e9909317801f9f937d389aecfe8ea6b8",
      "old_mode": 33188,
      "old_path": "arch/arm/mach-pxa/gpio.c",
      "new_id": "7c2267036bf14b6f0047ea07bd1810673ee81f0c",
      "new_mode": 33188,
      "new_path": "arch/arm/mach-pxa/gpio.c"
    },
    {
      "type": "modify",
      "old_id": "4049b234eda310a44e2661be4c1bb55228e87aa8",
      "old_mode": 33188,
      "old_path": "arch/arm/mach-pxa/include/mach/gpio.h",
      "new_id": "406fa102cb4099152f1a7f30f74cb00535d56185",
      "new_mode": 33188,
      "new_path": "arch/arm/mach-pxa/include/mach/gpio.h"
    },
    {
      "type": "modify",
      "old_id": "9d23b731d39bfc07c2e63c090a22818fd3d6c262",
      "old_mode": 33188,
      "old_path": "arch/arm/mach-pxa/mfp-pxa2xx.c",
      "new_id": "7ffb91d64c39733e39e6cc9d8518f2ae5f67a379",
      "new_mode": 33188,
      "new_path": "arch/arm/mach-pxa/mfp-pxa2xx.c"
    }
  ]
}