)]}'
{
  "commit": "4508dc21feb189159d4cc1d5b79c5a55fad5f2ed",
  "tree": "8128d7642606a64e2b65a4ea9d2e74cf70cdf1f8",
  "parents": [
    "8e561e7eda02819c711a75b64a000bf34948cdbb"
  ],
  "author": {
    "name": "David Gibson",
    "email": "david@gibson.dropbear.id.au",
    "time": "Wed Jun 13 14:52:57 2007 +1000"
  },
  "committer": {
    "name": "Paul Mackerras",
    "email": "paulus@samba.org",
    "time": "Thu Jun 14 22:30:16 2007 +1000"
  },
  "message": "[POWERPC] Merge CPU features pertaining to icache coherency\n\nCurrently the powerpc kernel has a 64-bit only feature,\nCOHERENT_ICACHE used for those CPUS which maintain icache/dcache\ncoherency in hardware (POWER5, essentially).  It also has a feature,\nSPLIT_ID_CACHE, which is used on CPUs which have separate i and\nd-caches, which is to say everything except 601 and Freescale E200.\n\nIn nearly all the places we check the SPLIT_ID_CACHE, what we actually\ncare about is whether the i and d-caches are coherent (which they will\nbe, trivially, if they\u0027re the same cache).\n\nThis tries to clarify the situation a little.  The COHERENT_ICACHE\nfeature becomes availble on 32-bit and is set for all CPUs where i and\nd-cache are effectively coherent, whether this is due to special logic\n(POWER5) or because they\u0027re unified.  We check this, instead of\nSPLIT_ID_CACHE nearly everywhere.\n\nThe SPLIT_ID_CACHE feature itself is replaced by a UNIFIED_ID_CACHE\nfeature with reversed sense, set only on 601 and Freescale E200.  In\nthe two places (one Freescale BookE specific) where we really care\nwhether it\u0027s a unified cache, not whether they\u0027re coherent, we check\nthis feature.  The CPUs with unified cache are so few, we could\nconsider replacing this feature bit with explicit checks against the\nPVR.\n\nThis will make unifying the 32-bit and 64-bit cache flush code a\nlittle more straightforward.\n\nSigned-off-by: David Gibson \u003cdwg@au1.ibm.com\u003e\nSigned-off-by: Paul Mackerras \u003cpaulus@samba.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "98decf8ebff44831dae7704fa431beca76a87cbb",
      "old_mode": 33188,
      "old_path": "arch/powerpc/kernel/misc_32.S",
      "new_id": "e708ab7ca9e845968a6b71d910ecbaaa3f64c6e2",
      "new_mode": 33188,
      "new_path": "arch/powerpc/kernel/misc_32.S"
    },
    {
      "type": "modify",
      "old_id": "35f8f443c14f6c9dd383d967889577c9588d4363",
      "old_mode": 33188,
      "old_path": "arch/powerpc/kernel/setup_32.c",
      "new_id": "7ec6ba56d83dfcb40385f954b72b6ce40ae30475",
      "new_mode": 33188,
      "new_path": "arch/powerpc/kernel/setup_32.c"
    },
    {
      "type": "modify",
      "old_id": "d319f9ba2379d812f31d5bfbc8b249989de79636",
      "old_mode": 33188,
      "old_path": "arch/ppc/kernel/misc.S",
      "new_id": "0da55368655c90a0018504d79c0125fd51326e25",
      "new_mode": 33188,
      "new_path": "arch/ppc/kernel/misc.S"
    },
    {
      "type": "modify",
      "old_id": "c79704f5409c52a14db7fd7576c49985a6618e38",
      "old_mode": 33188,
      "old_path": "arch/ppc/kernel/setup.c",
      "new_id": "967c1ef59a6bd10f91abe56c95e3f6cb97faabd0",
      "new_mode": 33188,
      "new_path": "arch/ppc/kernel/setup.c"
    },
    {
      "type": "modify",
      "old_id": "82d595a52109e9f08b8845fab66f9370ef048790",
      "old_mode": 33188,
      "old_path": "include/asm-powerpc/cputable.h",
      "new_id": "c8f0aa228648bc515c1969c3e3401575f25523d8",
      "new_mode": 33188,
      "new_path": "include/asm-powerpc/cputable.h"
    }
  ]
}