)]}'
{
  "commit": "89b831ef8bf5cfbb357dbc0a2e07700d7f20eec5",
  "tree": "25118081599eab69bd20d1a1b34ba0f8f679f24f",
  "parents": [
    "979edfadbae2286eec5b46143c00e81bca96498e"
  ],
  "author": {
    "name": "Jacob Shin",
    "email": "jacob.shin@amd.com",
    "time": "Sat Nov 05 17:25:53 2005 +0100"
  },
  "committer": {
    "name": "Linus Torvalds",
    "email": "torvalds@g5.osdl.org",
    "time": "Mon Nov 14 19:55:13 2005 -0800"
  },
  "message": "[PATCH] x86_64: Support for AMD specific MCE Threshold.\n\nMC4_MISC - DRAM Errors Threshold Register realized under AMD K8 Rev F.\nThis register is used to count correctable and uncorrectable ECC errors that occur during DRAM read operations.\nThe user may interface through sysfs files in order to change the threshold configuration.\n\nbank%d/error_count - reads current error count, write to clear.\nbank%d/interrupt_enable - set/clear interrupt enable.\nbank%d/threshold_limit - read/write the threshold limit.\n\nAPIC vector 0xF9 in hw_irq.h.\n5 software defined bank ids in mce.h.\nnew apic.c function to setup threshold apic lvt.\ndefaults to interrupt off, count enabled, and threshold limit max.\nsysfs interface created on /sys/devices/system/threshold.\n\nAK: added some ifdefs to make it compile on UP\n\nSigned-off-by: Jacob Shin \u003cjacob.shin@amd.com\u003e\nSigned-off-by: Andi Kleen \u003cak@suse.de\u003e\nSigned-off-by: Linus Torvalds \u003ctorvalds@osdl.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "21afa69a086d6826c41b6d26650486a941377b34",
      "old_mode": 33188,
      "old_path": "arch/x86_64/Kconfig",
      "new_id": "504dc52e8bfa24fff0a4515d1de30d8fb0e763ad",
      "new_mode": 33188,
      "new_path": "arch/x86_64/Kconfig"
    },
    {
      "type": "modify",
      "old_id": "14328cab5d3ace4b2516b35c7b09993b6e5ff948",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/Makefile",
      "new_id": "fe4cbd1c4b2fe2e894e22cb0855467a3e21b5c26",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/Makefile"
    },
    {
      "type": "modify",
      "old_id": "b6e7715d877f38a0d191616c22dc7f9fe98e4509",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/apic.c",
      "new_id": "18691ce4c75921ff84bd09d4f37766511e09247a",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/apic.c"
    },
    {
      "type": "modify",
      "old_id": "7937971d1853bd5187cfe615e24c4a5cf35689be",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/entry.S",
      "new_id": "9ff42041bb6b8b974a00be6c234bbaac31b3213e",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/entry.S"
    },
    {
      "type": "modify",
      "old_id": "c6c9791d77c18aa2ed7025f7b9c7a0b07e18f132",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/i8259.c",
      "new_id": "5de30035e54bedaa5d420c2469e7a74db13718ed",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/i8259.c"
    },
    {
      "type": "modify",
      "old_id": "69541db5ff2c46ae58d199ab3ed695fbf7165572",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/mce.c",
      "new_id": "cf8a76f0f47ed6cc1c43e94f4db8073bb879468d",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/mce.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f76175ace028bdef349766fbc165ce712289c22",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/mce_amd.c"
    },
    {
      "type": "modify",
      "old_id": "b5e09e6b55368fbd58572ac8c775bd1fc77ab4a7",
      "old_mode": 33188,
      "old_path": "arch/x86_64/kernel/traps.c",
      "new_id": "4a836384dd0ffe95d9aad429292217ad14678b2e",
      "new_mode": 33188,
      "new_path": "arch/x86_64/kernel/traps.c"
    },
    {
      "type": "modify",
      "old_id": "6c5d5ca8383a2abf4e2bd437bdb4ea865a6ec1e5",
      "old_mode": 33188,
      "old_path": "include/asm-x86_64/apic.h",
      "new_id": "5647b7de1749a8589f677092e770c015f1d7fa8c",
      "new_mode": 33188,
      "new_path": "include/asm-x86_64/apic.h"
    },
    {
      "type": "modify",
      "old_id": "dc97668ea0f9d3bc76ffa960fdfc50e596745847",
      "old_mode": 33188,
      "old_path": "include/asm-x86_64/hw_irq.h",
      "new_id": "c14a8c7267a69b4230ca0b92a68ffa9db5686b92",
      "new_mode": 33188,
      "new_path": "include/asm-x86_64/hw_irq.h"
    },
    {
      "type": "modify",
      "old_id": "869249db6795bada384358c713a2cec928ef512c",
      "old_mode": 33188,
      "old_path": "include/asm-x86_64/mce.h",
      "new_id": "5d298b799a9f5ff6c036efad1b8f6afc6d899820",
      "new_mode": 33188,
      "new_path": "include/asm-x86_64/mce.h"
    }
  ]
}
