arch/arm/mach-omap1/board-fsample.c - android_kernel_htc_msm8960 - Gitiles

 /*
  * linux/arch/arm/mach-omap1/board-fsample.c
  *
  * Modified from board-perseus2.c
  *
  * Original OMAP730 support by Jean Pihet <j-pihet@ti.com>
  * Updated for 2.6 by Kevin Hilman <kjh@hilman.org>
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
  * published by the Free Software Foundation.
  */

 #include <linux/kernel.h>
 #include <linux/init.h>
 #include <linux/platform_device.h>
 #include <linux/delay.h>
 #include <linux/mtd/mtd.h>
 #include <linux/mtd/nand.h>
 #include <linux/mtd/partitions.h>
 #include <linux/mtd/physmap.h>
 #include <linux/input.h>
 #include <linux/smc91x.h>

 #include <mach/hardware.h>
 #include <asm/mach-types.h>
 #include <asm/mach/arch.h>
 #include <asm/mach/map.h>

 #include <plat/tc.h>
 #include <mach/gpio.h>
 #include <plat/mux.h>
 #include <plat/flash.h>
 #include <plat/fpga.h>
 #include <plat/keypad.h>
 #include <plat/common.h>
 #include <plat/board.h>

 /* fsample is pretty close to p2-sample */

 #define fsample_cpld_read(reg) __raw_readb(reg)
 #define fsample_cpld_write(val, reg) __raw_writeb(val, reg)

 #define FSAMPLE_CPLD_BASE    0xE8100000
 #define FSAMPLE_CPLD_SIZE    SZ_4K
 #define FSAMPLE_CPLD_START   0x05080000

 #define FSAMPLE_CPLD_REG_A   (FSAMPLE_CPLD_BASE + 0x00)
 #define FSAMPLE_CPLD_SWITCH  (FSAMPLE_CPLD_BASE + 0x02)
 #define FSAMPLE_CPLD_UART    (FSAMPLE_CPLD_BASE + 0x02)
 #define FSAMPLE_CPLD_REG_B   (FSAMPLE_CPLD_BASE + 0x04)
 #define FSAMPLE_CPLD_VERSION (FSAMPLE_CPLD_BASE + 0x06)
 #define FSAMPLE_CPLD_SET_CLR (FSAMPLE_CPLD_BASE + 0x06)

 #define FSAMPLE_CPLD_BIT_BT_RESET         0
 #define FSAMPLE_CPLD_BIT_LCD_RESET        1
 #define FSAMPLE_CPLD_BIT_CAM_PWDN         2
 #define FSAMPLE_CPLD_BIT_CHARGER_ENABLE   3
 #define FSAMPLE_CPLD_BIT_SD_MMC_EN        4
 #define FSAMPLE_CPLD_BIT_aGPS_PWREN       5
 #define FSAMPLE_CPLD_BIT_BACKLIGHT        6
 #define FSAMPLE_CPLD_BIT_aGPS_EN_RESET    7
 #define FSAMPLE_CPLD_BIT_aGPS_SLEEPx_N    8
 #define FSAMPLE_CPLD_BIT_OTG_RESET        9

 #define fsample_cpld_set(bit) \
     fsample_cpld_write((((bit) & 15) << 4) | 0x0f, FSAMPLE_CPLD_SET_CLR)

 #define fsample_cpld_clear(bit) \
     fsample_cpld_write(0xf0 | ((bit) & 15), FSAMPLE_CPLD_SET_CLR)

 static int fsample_keymap[] = {
 	KEY(0,0,KEY_UP),
 	KEY(0,1,KEY_RIGHT),
 	KEY(0,2,KEY_LEFT),
 	KEY(0,3,KEY_DOWN),
 	KEY(0,4,KEY_ENTER),
 	KEY(1,0,KEY_F10),
 	KEY(1,1,KEY_SEND),
 	KEY(1,2,KEY_END),
 	KEY(1,3,KEY_VOLUMEDOWN),
 	KEY(1,4,KEY_VOLUMEUP),
 	KEY(1,5,KEY_RECORD),
 	KEY(2,0,KEY_F9),
 	KEY(2,1,KEY_3),
 	KEY(2,2,KEY_6),
 	KEY(2,3,KEY_9),
 	KEY(2,4,KEY_KPDOT),
 	KEY(3,0,KEY_BACK),
 	KEY(3,1,KEY_2),
 	KEY(3,2,KEY_5),
 	KEY(3,3,KEY_8),
 	KEY(3,4,KEY_0),
 	KEY(3,5,KEY_KPSLASH),
 	KEY(4,0,KEY_HOME),
 	KEY(4,1,KEY_1),
 	KEY(4,2,KEY_4),
 	KEY(4,3,KEY_7),
 	KEY(4,4,KEY_KPASTERISK),
 	KEY(4,5,KEY_POWER),
 	0
 };

 static struct smc91x_platdata smc91x_info = {
 	.flags	= SMC91X_USE_16BIT | SMC91X_NOWAIT,
 	.leda	= RPC_LED_100_10,
 	.ledb	= RPC_LED_TX_RX,
 };

 static struct resource smc91x_resources[] = {
 	[0] = {
 		.start	= H2P2_DBG_FPGA_ETHR_START,	/* Physical */
 		.end	= H2P2_DBG_FPGA_ETHR_START + 0xf,
 		.flags	= IORESOURCE_MEM,
 	},
 	[1] = {
 		.start	= INT_7XX_MPU_EXT_NIRQ,
 		.end	= 0,
 		.flags	= IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
 	},
 };

 static struct mtd_partition nor_partitions[] = {
 	/* bootloader (U-Boot, etc) in first sector */
 	{
 	      .name		= "bootloader",
 	      .offset		= 0,
 	      .size		= SZ_128K,
 	      .mask_flags	= MTD_WRITEABLE, /* force read-only */
 	},
 	/* bootloader params in the next sector */
 	{
 	      .name		= "params",
 	      .offset		= MTDPART_OFS_APPEND,
 	      .size		= SZ_128K,
 	      .mask_flags	= 0,
 	},
 	/* kernel */
 	{
 	      .name		= "kernel",
 	      .offset		= MTDPART_OFS_APPEND,
 	      .size		= SZ_2M,
 	      .mask_flags	= 0
 	},
 	/* rest of flash is a file system */
 	{
 	      .name		= "rootfs",
 	      .offset		= MTDPART_OFS_APPEND,
 	      .size		= MTDPART_SIZ_FULL,
 	      .mask_flags	= 0
 	},
 };

 static struct physmap_flash_data nor_data = {
 	.width		= 2,
 	.set_vpp	= omap1_set_vpp,
 	.parts		= nor_partitions,
 	.nr_parts	= ARRAY_SIZE(nor_partitions),
 };

 static struct resource nor_resource = {
 	.start		= OMAP_CS0_PHYS,
 	.end		= OMAP_CS0_PHYS + SZ_32M - 1,
 	.flags		= IORESOURCE_MEM,
 };

 static struct platform_device nor_device = {
 	.name		= "physmap-flash",
 	.id		= 0,
 	.dev		= {
 		.platform_data	= &nor_data,
 	},
 	.num_resources	= 1,
 	.resource	= &nor_resource,
 };

 static void nand_cmd_ctl(struct mtd_info *mtd, int cmd,	unsigned int ctrl)
 {
 	struct nand_chip *this = mtd->priv;
 	unsigned long mask;

 	if (cmd == NAND_CMD_NONE)
 		return;

 	mask = (ctrl & NAND_CLE) ? 0x02 : 0;
 	if (ctrl & NAND_ALE)
 		mask |= 0x04;
 	writeb(cmd, (unsigned long)this->IO_ADDR_W | mask);
 }

 #define FSAMPLE_NAND_RB_GPIO_PIN	62

 static int nand_dev_ready(struct mtd_info *mtd)
 {
 	return gpio_get_value(FSAMPLE_NAND_RB_GPIO_PIN);
 }

 static const char *part_probes[] = { "cmdlinepart", NULL };

 static struct platform_nand_data nand_data = {
 	.chip	= {
 		.nr_chips		= 1,
 		.chip_offset		= 0,
 		.options		= NAND_SAMSUNG_LP_OPTIONS,
 		.part_probe_types	= part_probes,
 	},
 	.ctrl	= {
 		.cmd_ctrl	= nand_cmd_ctl,
 		.dev_ready	= nand_dev_ready,
 	},
 };

 static struct resource nand_resource = {
 	.start		= OMAP_CS3_PHYS,
 	.end		= OMAP_CS3_PHYS + SZ_4K - 1,
 	.flags		= IORESOURCE_MEM,
 };

 static struct platform_device nand_device = {
 	.name		= "gen_nand",
 	.id		= 0,
 	.dev		= {
 		.platform_data	= &nand_data,
 	},
 	.num_resources	= 1,
 	.resource	= &nand_resource,
 };

 static struct platform_device smc91x_device = {
 	.name		= "smc91x",
 	.id		= 0,
 	.dev	= {
 		.platform_data	= &smc91x_info,
 	},
 	.num_resources	= ARRAY_SIZE(smc91x_resources),
 	.resource	= smc91x_resources,
 };

 static struct resource kp_resources[] = {
 	[0] = {
 		.start	= INT_7XX_MPUIO_KEYPAD,
 		.end	= INT_7XX_MPUIO_KEYPAD,
 		.flags	= IORESOURCE_IRQ,
 	},
 };

 static struct omap_kp_platform_data kp_data = {
 	.rows		= 8,
 	.cols		= 8,
 	.keymap		= fsample_keymap,
 	.keymapsize	= ARRAY_SIZE(fsample_keymap),
 	.delay		= 4,
 };

 static struct platform_device kp_device = {
 	.name		= "omap-keypad",
 	.id		= -1,
 	.dev		= {
 		.platform_data = &kp_data,
 	},
 	.num_resources	= ARRAY_SIZE(kp_resources),
 	.resource	= kp_resources,
 };

 static struct platform_device lcd_device = {
 	.name		= "lcd_p2",
 	.id		= -1,
 };

 static struct platform_device *devices[] __initdata = {
 	&nor_device,
 	&nand_device,
 	&smc91x_device,
 	&kp_device,
 	&lcd_device,
 };

 static struct omap_lcd_config fsample_lcd_config __initdata = {
 	.ctrl_name	= "internal",
 };

 static struct omap_board_config_kernel fsample_config[] = {
 	{ OMAP_TAG_LCD,		&fsample_lcd_config },
 };

 static void __init omap_fsample_init(void)
 {
 	if (gpio_request(FSAMPLE_NAND_RB_GPIO_PIN, "NAND ready") < 0)
 		BUG();
 	gpio_direction_input(FSAMPLE_NAND_RB_GPIO_PIN);

 	omap_cfg_reg(L3_1610_FLASH_CS2B_OE);
 	omap_cfg_reg(M8_1610_FLASH_CS2B_WE);

 	platform_add_devices(devices, ARRAY_SIZE(devices));

 	omap_board_config = fsample_config;
 	omap_board_config_size = ARRAY_SIZE(fsample_config);
 	omap_serial_init();
 	omap_register_i2c_bus(1, 100, NULL, 0);
 }

 static void __init fsample_init_smc91x(void)
 {
 	fpga_write(1, H2P2_DBG_FPGA_LAN_RESET);
 	mdelay(50);
 	fpga_write(fpga_read(H2P2_DBG_FPGA_LAN_RESET) & ~1,
 		   H2P2_DBG_FPGA_LAN_RESET);
 	mdelay(50);
 }

 static void __init omap_fsample_init_irq(void)
 {
 	omap1_init_common_hw();
 	omap_init_irq();
 	omap_gpio_init();
 	fsample_init_smc91x();
 }

 /* Only FPGA needs to be mapped here. All others are done with ioremap */
 static struct map_desc omap_fsample_io_desc[] __initdata = {
 	{
 		.virtual	= H2P2_DBG_FPGA_BASE,
 		.pfn		= __phys_to_pfn(H2P2_DBG_FPGA_START),
 		.length		= H2P2_DBG_FPGA_SIZE,
 		.type		= MT_DEVICE
 	},
 	{
 		.virtual	= FSAMPLE_CPLD_BASE,
 		.pfn		= __phys_to_pfn(FSAMPLE_CPLD_START),
 		.length		= FSAMPLE_CPLD_SIZE,
 		.type		= MT_DEVICE
 	}
 };

 static void __init omap_fsample_map_io(void)
 {
 	omap1_map_common_io();
 	iotable_init(omap_fsample_io_desc,
 		     ARRAY_SIZE(omap_fsample_io_desc));

 	/* Early, board-dependent init */

 	/*
 	 * Hold GSM Reset until needed
 	 */
 	omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL);

 	/*
 	 * UARTs -> done automagically by 8250 driver
 	 */

 	/*
 	 * CSx timings, GPIO Mux ... setup
 	 */

 	/* Flash: CS0 timings setup */
 	omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_0);
 	omap_writel(0x00000088, OMAP7XX_FLASH_ACFG_0);

 	/*
 	 * Ethernet support through the debug board
 	 * CS1 timings setup
 	 */
 	omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_1);
 	omap_writel(0x00000000, OMAP7XX_FLASH_ACFG_1);

 	/*
 	 * Configure MPU_EXT_NIRQ IO in IO_CONF9 register,
 	 * It is used as the Ethernet controller interrupt
 	 */
 	omap_writel(omap_readl(OMAP7XX_IO_CONF_9) & 0x1FFFFFFF, OMAP7XX_IO_CONF_9);
 }

 MACHINE_START(OMAP_FSAMPLE, "OMAP730 F-Sample")
 /* Maintainer: Brian Swetland <swetland@google.com> */
 	.phys_io	= 0xfff00000,
 	.io_pg_offst	= ((0xfef00000) >> 18) & 0xfffc,
 	.boot_params	= 0x10000100,
 	.map_io		= omap_fsample_map_io,
 	.init_irq	= omap_fsample_init_irq,
 	.init_machine	= omap_fsample_init,
 	.timer		= &omap_timer,
 MACHINE_END
	/*
	* linux/arch/arm/mach-omap1/board-fsample.c
	*
	* Modified from board-perseus2.c
	*
	* Original OMAP730 support by Jean Pihet <j-pihet@ti.com>
	* Updated for 2.6 by Kevin Hilman <kjh@hilman.org>
	*
	* This program is free software; you can redistribute it and/or modify
	* it under the terms of the GNU General Public License version 2 as
	* published by the Free Software Foundation.
	*/

	#include <linux/kernel.h>
	#include <linux/init.h>
	#include <linux/platform_device.h>
	#include <linux/delay.h>
	#include <linux/mtd/mtd.h>
	#include <linux/mtd/nand.h>
	#include <linux/mtd/partitions.h>
	#include <linux/mtd/physmap.h>
	#include <linux/input.h>
	#include <linux/smc91x.h>

	#include <mach/hardware.h>
	#include <asm/mach-types.h>
	#include <asm/mach/arch.h>
	#include <asm/mach/map.h>

	#include <plat/tc.h>
	#include <mach/gpio.h>
	#include <plat/mux.h>
	#include <plat/flash.h>
	#include <plat/fpga.h>
	#include <plat/keypad.h>
	#include <plat/common.h>
	#include <plat/board.h>

	/* fsample is pretty close to p2-sample */

	#define fsample_cpld_read(reg) __raw_readb(reg)
	#define fsample_cpld_write(val, reg) __raw_writeb(val, reg)

	#define FSAMPLE_CPLD_BASE 0xE8100000
	#define FSAMPLE_CPLD_SIZE SZ_4K
	#define FSAMPLE_CPLD_START 0x05080000

	#define FSAMPLE_CPLD_REG_A (FSAMPLE_CPLD_BASE + 0x00)
	#define FSAMPLE_CPLD_SWITCH (FSAMPLE_CPLD_BASE + 0x02)
	#define FSAMPLE_CPLD_UART (FSAMPLE_CPLD_BASE + 0x02)
	#define FSAMPLE_CPLD_REG_B (FSAMPLE_CPLD_BASE + 0x04)
	#define FSAMPLE_CPLD_VERSION (FSAMPLE_CPLD_BASE + 0x06)
	#define FSAMPLE_CPLD_SET_CLR (FSAMPLE_CPLD_BASE + 0x06)

	#define FSAMPLE_CPLD_BIT_BT_RESET 0
	#define FSAMPLE_CPLD_BIT_LCD_RESET 1
	#define FSAMPLE_CPLD_BIT_CAM_PWDN 2
	#define FSAMPLE_CPLD_BIT_CHARGER_ENABLE 3
	#define FSAMPLE_CPLD_BIT_SD_MMC_EN 4
	#define FSAMPLE_CPLD_BIT_aGPS_PWREN 5
	#define FSAMPLE_CPLD_BIT_BACKLIGHT 6
	#define FSAMPLE_CPLD_BIT_aGPS_EN_RESET 7
	#define FSAMPLE_CPLD_BIT_aGPS_SLEEPx_N 8
	#define FSAMPLE_CPLD_BIT_OTG_RESET 9

	#define fsample_cpld_set(bit) \
	fsample_cpld_write((((bit) & 15) << 4) \| 0x0f, FSAMPLE_CPLD_SET_CLR)

	#define fsample_cpld_clear(bit) \
	fsample_cpld_write(0xf0 \| ((bit) & 15), FSAMPLE_CPLD_SET_CLR)

	static int fsample_keymap[] = {
	KEY(0,0,KEY_UP),
	KEY(0,1,KEY_RIGHT),
	KEY(0,2,KEY_LEFT),
	KEY(0,3,KEY_DOWN),
	KEY(0,4,KEY_ENTER),
	KEY(1,0,KEY_F10),
	KEY(1,1,KEY_SEND),
	KEY(1,2,KEY_END),
	KEY(1,3,KEY_VOLUMEDOWN),
	KEY(1,4,KEY_VOLUMEUP),
	KEY(1,5,KEY_RECORD),
	KEY(2,0,KEY_F9),
	KEY(2,1,KEY_3),
	KEY(2,2,KEY_6),
	KEY(2,3,KEY_9),
	KEY(2,4,KEY_KPDOT),
	KEY(3,0,KEY_BACK),
	KEY(3,1,KEY_2),
	KEY(3,2,KEY_5),
	KEY(3,3,KEY_8),
	KEY(3,4,KEY_0),
	KEY(3,5,KEY_KPSLASH),
	KEY(4,0,KEY_HOME),
	KEY(4,1,KEY_1),
	KEY(4,2,KEY_4),
	KEY(4,3,KEY_7),
	KEY(4,4,KEY_KPASTERISK),
	KEY(4,5,KEY_POWER),
	0
	};

	static struct smc91x_platdata smc91x_info = {
	.flags = SMC91X_USE_16BIT \| SMC91X_NOWAIT,
	.leda = RPC_LED_100_10,
	.ledb = RPC_LED_TX_RX,
	};

	static struct resource smc91x_resources[] = {
	[0] = {
	.start = H2P2_DBG_FPGA_ETHR_START, /* Physical */
	.end = H2P2_DBG_FPGA_ETHR_START + 0xf,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = INT_7XX_MPU_EXT_NIRQ,
	.end = 0,
	.flags = IORESOURCE_IRQ \| IORESOURCE_IRQ_HIGHEDGE,
	},
	};

	static struct mtd_partition nor_partitions[] = {
	/* bootloader (U-Boot, etc) in first sector */
	{
	.name = "bootloader",
	.offset = 0,
	.size = SZ_128K,
	.mask_flags = MTD_WRITEABLE, /* force read-only */
	},
	/* bootloader params in the next sector */
	{
	.name = "params",
	.offset = MTDPART_OFS_APPEND,
	.size = SZ_128K,
	.mask_flags = 0,
	},
	/* kernel */
	{
	.name = "kernel",
	.offset = MTDPART_OFS_APPEND,
	.size = SZ_2M,
	.mask_flags = 0
	},
	/* rest of flash is a file system */
	{
	.name = "rootfs",
	.offset = MTDPART_OFS_APPEND,
	.size = MTDPART_SIZ_FULL,
	.mask_flags = 0
	},
	};

	static struct physmap_flash_data nor_data = {
	.width = 2,
	.set_vpp = omap1_set_vpp,
	.parts = nor_partitions,
	.nr_parts = ARRAY_SIZE(nor_partitions),
	};

	static struct resource nor_resource = {
	.start = OMAP_CS0_PHYS,
	.end = OMAP_CS0_PHYS + SZ_32M - 1,
	.flags = IORESOURCE_MEM,
	};

	static struct platform_device nor_device = {
	.name = "physmap-flash",
	.id = 0,
	.dev = {
	.platform_data = &nor_data,
	},
	.num_resources = 1,
	.resource = &nor_resource,
	};

	static void nand_cmd_ctl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
	{
	struct nand_chip *this = mtd->priv;
	unsigned long mask;

	if (cmd == NAND_CMD_NONE)
	return;

	mask = (ctrl & NAND_CLE) ? 0x02 : 0;
	if (ctrl & NAND_ALE)
	mask \|= 0x04;
	writeb(cmd, (unsigned long)this->IO_ADDR_W \| mask);
	}

	#define FSAMPLE_NAND_RB_GPIO_PIN 62

	static int nand_dev_ready(struct mtd_info *mtd)
	{
	return gpio_get_value(FSAMPLE_NAND_RB_GPIO_PIN);
	}

	static const char *part_probes[] = { "cmdlinepart", NULL };

	static struct platform_nand_data nand_data = {
	.chip = {
	.nr_chips = 1,
	.chip_offset = 0,
	.options = NAND_SAMSUNG_LP_OPTIONS,
	.part_probe_types = part_probes,
	},
	.ctrl = {
	.cmd_ctrl = nand_cmd_ctl,
	.dev_ready = nand_dev_ready,
	},
	};

	static struct resource nand_resource = {
	.start = OMAP_CS3_PHYS,
	.end = OMAP_CS3_PHYS + SZ_4K - 1,
	.flags = IORESOURCE_MEM,
	};

	static struct platform_device nand_device = {
	.name = "gen_nand",
	.id = 0,
	.dev = {
	.platform_data = &nand_data,
	},
	.num_resources = 1,
	.resource = &nand_resource,
	};

	static struct platform_device smc91x_device = {
	.name = "smc91x",
	.id = 0,
	.dev = {
	.platform_data = &smc91x_info,
	},
	.num_resources = ARRAY_SIZE(smc91x_resources),
	.resource = smc91x_resources,
	};

	static struct resource kp_resources[] = {
	[0] = {
	.start = INT_7XX_MPUIO_KEYPAD,
	.end = INT_7XX_MPUIO_KEYPAD,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct omap_kp_platform_data kp_data = {
	.rows = 8,
	.cols = 8,
	.keymap = fsample_keymap,
	.keymapsize = ARRAY_SIZE(fsample_keymap),
	.delay = 4,
	};

	static struct platform_device kp_device = {
	.name = "omap-keypad",
	.id = -1,
	.dev = {
	.platform_data = &kp_data,
	},
	.num_resources = ARRAY_SIZE(kp_resources),
	.resource = kp_resources,
	};

	static struct platform_device lcd_device = {
	.name = "lcd_p2",
	.id = -1,
	};

	static struct platform_device *devices[] __initdata = {
	&nor_device,
	&nand_device,
	&smc91x_device,
	&kp_device,
	&lcd_device,
	};

	static struct omap_lcd_config fsample_lcd_config __initdata = {
	.ctrl_name = "internal",
	};

	static struct omap_board_config_kernel fsample_config[] = {
	{ OMAP_TAG_LCD, &fsample_lcd_config },
	};

	static void __init omap_fsample_init(void)
	{
	if (gpio_request(FSAMPLE_NAND_RB_GPIO_PIN, "NAND ready") < 0)
	BUG();
	gpio_direction_input(FSAMPLE_NAND_RB_GPIO_PIN);

	omap_cfg_reg(L3_1610_FLASH_CS2B_OE);
	omap_cfg_reg(M8_1610_FLASH_CS2B_WE);

	platform_add_devices(devices, ARRAY_SIZE(devices));

	omap_board_config = fsample_config;
	omap_board_config_size = ARRAY_SIZE(fsample_config);
	omap_serial_init();
	omap_register_i2c_bus(1, 100, NULL, 0);
	}

	static void __init fsample_init_smc91x(void)
	{
	fpga_write(1, H2P2_DBG_FPGA_LAN_RESET);
	mdelay(50);
	fpga_write(fpga_read(H2P2_DBG_FPGA_LAN_RESET) & ~1,
	H2P2_DBG_FPGA_LAN_RESET);
	mdelay(50);
	}

	static void __init omap_fsample_init_irq(void)
	{
	omap1_init_common_hw();
	omap_init_irq();
	omap_gpio_init();
	fsample_init_smc91x();
	}

	/* Only FPGA needs to be mapped here. All others are done with ioremap */
	static struct map_desc omap_fsample_io_desc[] __initdata = {
	{
	.virtual = H2P2_DBG_FPGA_BASE,
	.pfn = __phys_to_pfn(H2P2_DBG_FPGA_START),
	.length = H2P2_DBG_FPGA_SIZE,
	.type = MT_DEVICE
	},
	{
	.virtual = FSAMPLE_CPLD_BASE,
	.pfn = __phys_to_pfn(FSAMPLE_CPLD_START),
	.length = FSAMPLE_CPLD_SIZE,
	.type = MT_DEVICE
	}
	};

	static void __init omap_fsample_map_io(void)
	{
	omap1_map_common_io();
	iotable_init(omap_fsample_io_desc,
	ARRAY_SIZE(omap_fsample_io_desc));

	/* Early, board-dependent init */

	/*
	* Hold GSM Reset until needed
	*/
	omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL);

	/*
	* UARTs -> done automagically by 8250 driver
	*/

	/*
	* CSx timings, GPIO Mux ... setup
	*/

	/* Flash: CS0 timings setup */
	omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_0);
	omap_writel(0x00000088, OMAP7XX_FLASH_ACFG_0);

	/*
	* Ethernet support through the debug board
	* CS1 timings setup
	*/
	omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_1);
	omap_writel(0x00000000, OMAP7XX_FLASH_ACFG_1);

	/*
	* Configure MPU_EXT_NIRQ IO in IO_CONF9 register,
	* It is used as the Ethernet controller interrupt
	*/
	omap_writel(omap_readl(OMAP7XX_IO_CONF_9) & 0x1FFFFFFF, OMAP7XX_IO_CONF_9);
	}

	MACHINE_START(OMAP_FSAMPLE, "OMAP730 F-Sample")
	/* Maintainer: Brian Swetland <swetland@google.com> */
	.phys_io = 0xfff00000,
	.io_pg_offst = ((0xfef00000) >> 18) & 0xfffc,
	.boot_params = 0x10000100,
	.map_io = omap_fsample_map_io,
	.init_irq = omap_fsample_init_irq,
	.init_machine = omap_fsample_init,
	.timer = &omap_timer,
	MACHINE_END