/* linux/arch/arm/mach-s3c64xx/include/mach/gpio-bank-e.h
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 * 	Ben Dooks <ben@simtec.co.uk>
 * 	http://armlinux.simtec.co.uk/
 *
 * GPIO Bank E register and configuration definitions
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#define S3C64XX_GPECON			(S3C64XX_GPE_BASE + 0x00)
#define S3C64XX_GPEDAT			(S3C64XX_GPE_BASE + 0x04)
#define S3C64XX_GPEPUD			(S3C64XX_GPE_BASE + 0x08)
#define S3C64XX_GPECONSLP		(S3C64XX_GPE_BASE + 0x0c)
#define S3C64XX_GPEPUDSLP		(S3C64XX_GPE_BASE + 0x10)

#define S3C64XX_GPE_CONMASK(__gpio)	(0xf << ((__gpio) * 4))
#define S3C64XX_GPE_INPUT(__gpio)	(0x0 << ((__gpio) * 4))
#define S3C64XX_GPE_OUTPUT(__gpio)	(0x1 << ((__gpio) * 4))

#define S3C64XX_GPE0_PCM1_SCLK		(0x02 << 0)
#define S3C64XX_GPE0_I2S1_CLK		(0x03 << 0)
#define S3C64XX_GPE0_AC97_BITCLK	(0x04 << 0)

#define S3C64XX_GPE1_PCM1_EXTCLK	(0x02 << 4)
#define S3C64XX_GPE1_I2S1_CDCLK		(0x03 << 4)
#define S3C64XX_GPE1_AC97_nRESET	(0x04 << 4)

#define S3C64XX_GPE2_PCM1_FSYNC		(0x02 << 8)
#define S3C64XX_GPE2_I2S1_LRCLK		(0x03 << 8)
#define S3C64XX_GPE2_AC97_SYNC		(0x04 << 8)

#define S3C64XX_GPE3_PCM1_SIN		(0x02 << 12)
#define S3C64XX_GPE3_I2S1_DI		(0x03 << 12)
#define S3C64XX_GPE3_AC97_SDI		(0x04 << 12)

#define S3C64XX_GPE4_PCM1_SOUT		(0x02 << 16)
#define S3C64XX_GPE4_I2S1_D0		(0x03 << 16)
#define S3C64XX_GPE4_AC97_SDO		(0x04 << 16)

