Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_htc_msm8960 / 02beaccc901b7a28ac1de79f3ed122f5fda220b1 / . / drivers / net / e1000e / e1000.h
blob: cebbd9079d5382ac736d02db5dc1184c4a40b447 [file] [log] [blame]
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]1/*******************************************************************************
2
3 Intel PRO/1000 Linux driver
Bruce Allanc7e54b12009-11-20 23:25:45 +0000[diff] [blame]4 Copyright(c) 1999 - 2009 Intel Corporation.
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29/* Linux PRO/1000 Ethernet Driver main header file */
30
31#ifndef _E1000_H_
32#define _E1000_H_
33
34#include <linux/types.h>
35#include <linux/timer.h>
36#include <linux/workqueue.h>
37#include <linux/io.h>
38#include <linux/netdevice.h>
Bruce Alland8014db2009-11-20 23:24:48 +0000[diff] [blame]39#include <linux/pci.h>
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]40
41#include "hw.h"
42
43struct e1000_info;
44
Jeff Kirsher44defeb2008-08-04 17:20:41 -0700[diff] [blame]45#define e_printk(level, adapter, format, arg...) \
46 printk(level "%s: %s: " format, pci_name(adapter->pdev), \
47 adapter->netdev->name, ## arg)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]48
49#ifdef DEBUG
Jeff Kirsher44defeb2008-08-04 17:20:41 -0700[diff] [blame]50#define e_dbg(format, arg...) \
Bruce Allan3bb99fe2009-11-20 23:25:07 +0000[diff] [blame]51 e_printk(KERN_DEBUG , hw->adapter, format, ## arg)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]52#else
Bruce Allan3bb99fe2009-11-20 23:25:07 +0000[diff] [blame]53#define e_dbg(format, arg...) do { (void)(hw); } while (0)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]54#endif
55
Jeff Kirsher44defeb2008-08-04 17:20:41 -0700[diff] [blame]56#define e_err(format, arg...) \
57 e_printk(KERN_ERR, adapter, format, ## arg)
58#define e_info(format, arg...) \
59 e_printk(KERN_INFO, adapter, format, ## arg)
60#define e_warn(format, arg...) \
61 e_printk(KERN_WARNING, adapter, format, ## arg)
62#define e_notice(format, arg...) \
63 e_printk(KERN_NOTICE, adapter, format, ## arg)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]64
65
Martin Olsson98a17082009-04-22 18:21:29 +0200[diff] [blame]66/* Interrupt modes, as used by the IntMode parameter */
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]67#define E1000E_INT_MODE_LEGACY 0
68#define E1000E_INT_MODE_MSI 1
69#define E1000E_INT_MODE_MSIX 2
70
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]71/* Tx/Rx descriptor defines */
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]72#define E1000_DEFAULT_TXD 256
73#define E1000_MAX_TXD 4096
Auke Kok7b1be192008-04-23 11:09:19 -0700[diff] [blame]74#define E1000_MIN_TXD 64
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]75
76#define E1000_DEFAULT_RXD 256
77#define E1000_MAX_RXD 4096
Auke Kok7b1be192008-04-23 11:09:19 -0700[diff] [blame]78#define E1000_MIN_RXD 64
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]79
Auke Kokde5b3072008-04-23 11:09:08 -0700[diff] [blame]80#define E1000_MIN_ITR_USECS 10 /* 100000 irq/sec */
81#define E1000_MAX_ITR_USECS 10000 /* 100 irq/sec */
82
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]83/* Early Receive defines */
84#define E1000_ERT_2048 0x100
85
86#define E1000_FC_PAUSE_TIME 0x0680 /* 858 usec */
87
88/* How many Tx Descriptors do we need to call netif_wake_queue ? */
89/* How many Rx Buffers do we bundle into one write to the hardware ? */
90#define E1000_RX_BUFFER_WRITE 16 /* Must be power of 2 */
91
92#define AUTO_ALL_MODES 0
93#define E1000_EEPROM_APME 0x0400
94
95#define E1000_MNG_VLAN_NONE (-1)
96
97/* Number of packet split data buffers (not including the header buffer) */
98#define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1)
99
Bruce Allan2adc55c2009-06-02 11:28:58 +0000[diff] [blame]100#define DEFAULT_JUMBO 9234
101
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]102/* BM/HV Specific Registers */
103#define BM_PORT_CTRL_PAGE 769
104
105#define PHY_UPPER_SHIFT 21
106#define BM_PHY_REG(page, reg) \
107 (((reg) & MAX_PHY_REG_ADDRESS) |\
108 (((page) & 0xFFFF) << PHY_PAGE_SHIFT) |\
109 (((reg) & ~MAX_PHY_REG_ADDRESS) << (PHY_UPPER_SHIFT - PHY_PAGE_SHIFT)))
110
111/* PHY Wakeup Registers and defines */
112#define BM_RCTL PHY_REG(BM_WUC_PAGE, 0)
113#define BM_WUC PHY_REG(BM_WUC_PAGE, 1)
114#define BM_WUFC PHY_REG(BM_WUC_PAGE, 2)
115#define BM_WUS PHY_REG(BM_WUC_PAGE, 3)
116#define BM_RAR_L(_i) (BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) << 2)))
117#define BM_RAR_M(_i) (BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) << 2)))
118#define BM_RAR_H(_i) (BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) << 2)))
119#define BM_RAR_CTRL(_i) (BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) << 2)))
120#define BM_MTA(_i) (BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) << 1)))
121
122#define BM_RCTL_UPE 0x0001 /* Unicast Promiscuous Mode */
123#define BM_RCTL_MPE 0x0002 /* Multicast Promiscuous Mode */
124#define BM_RCTL_MO_SHIFT 3 /* Multicast Offset Shift */
125#define BM_RCTL_MO_MASK (3 << 3) /* Multicast Offset Mask */
126#define BM_RCTL_BAM 0x0020 /* Broadcast Accept Mode */
127#define BM_RCTL_PMCF 0x0040 /* Pass MAC Control Frames */
128#define BM_RCTL_RFCE 0x0080 /* Rx Flow Control Enable */
129
130#define HV_SCC_UPPER PHY_REG(778, 16) /* Single Collision Count */
131#define HV_SCC_LOWER PHY_REG(778, 17)
132#define HV_ECOL_UPPER PHY_REG(778, 18) /* Excessive Collision Count */
133#define HV_ECOL_LOWER PHY_REG(778, 19)
134#define HV_MCC_UPPER PHY_REG(778, 20) /* Multiple Collision Count */
135#define HV_MCC_LOWER PHY_REG(778, 21)
136#define HV_LATECOL_UPPER PHY_REG(778, 23) /* Late Collision Count */
137#define HV_LATECOL_LOWER PHY_REG(778, 24)
138#define HV_COLC_UPPER PHY_REG(778, 25) /* Collision Count */
139#define HV_COLC_LOWER PHY_REG(778, 26)
140#define HV_DC_UPPER PHY_REG(778, 27) /* Defer Count */
141#define HV_DC_LOWER PHY_REG(778, 28)
142#define HV_TNCRS_UPPER PHY_REG(778, 29) /* Transmit with no CRS */
143#define HV_TNCRS_LOWER PHY_REG(778, 30)
144
Bruce Allan38eb3942009-11-19 12:34:20 +0000[diff] [blame]145#define E1000_FCRTV_PCH 0x05F40 /* PCH Flow Control Refresh Timer Value */
146
Bruce Allan1d5846b2009-10-29 13:46:05 +0000[diff] [blame]147/* BM PHY Copper Specific Status */
148#define BM_CS_STATUS 17
149#define BM_CS_STATUS_LINK_UP 0x0400
150#define BM_CS_STATUS_RESOLVED 0x0800
151#define BM_CS_STATUS_SPEED_MASK 0xC000
152#define BM_CS_STATUS_SPEED_1000 0x8000
153
154/* 82577 Mobile Phy Status Register */
155#define HV_M_STATUS 26
156#define HV_M_STATUS_AUTONEG_COMPLETE 0x1000
157#define HV_M_STATUS_SPEED_MASK 0x0300
158#define HV_M_STATUS_SPEED_1000 0x0200
159#define HV_M_STATUS_LINK_UP 0x0040
160
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]161enum e1000_boards {
162 board_82571,
163 board_82572,
164 board_82573,
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]165 board_82574,
Alexander Duyck8c81c9c2009-03-19 01:12:27 +0000[diff] [blame]166 board_82583,
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]167 board_80003es2lan,
168 board_ich8lan,
169 board_ich9lan,
Bruce Allanf4187b52008-08-26 18:36:50 -0700[diff] [blame]170 board_ich10lan,
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]171 board_pchlan,
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]172};
173
174struct e1000_queue_stats {
175 u64 packets;
176 u64 bytes;
177};
178
179struct e1000_ps_page {
180 struct page *page;
181 u64 dma; /* must be u64 - written to hw */
182};
183
184/*
185 * wrappers around a pointer to a socket buffer,
186 * so a DMA handle can be stored along with the buffer
187 */
188struct e1000_buffer {
189 dma_addr_t dma;
190 struct sk_buff *skb;
191 union {
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]192 /* Tx */
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]193 struct {
194 unsigned long time_stamp;
195 u16 length;
196 u16 next_to_watch;
Alexander Duyck03b13202009-12-02 16:45:31 +0000[diff] [blame]197 u16 mapped_as_page;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]198 };
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]199 /* Rx */
Alexander Duyck03b13202009-12-02 16:45:31 +0000[diff] [blame]200 struct {
201 /* arrays of page information for packet split */
202 struct e1000_ps_page *ps_pages;
203 struct page *page;
204 };
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]205 };
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]206};
207
208struct e1000_ring {
209 void *desc; /* pointer to ring memory */
210 dma_addr_t dma; /* phys address of ring */
211 unsigned int size; /* length of ring in bytes */
212 unsigned int count; /* number of desc. in ring */
213
214 u16 next_to_use;
215 u16 next_to_clean;
216
217 u16 head;
218 u16 tail;
219
220 /* array of buffer information structs */
221 struct e1000_buffer *buffer_info;
222
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]223 char name[IFNAMSIZ + 5];
224 u32 ims_val;
225 u32 itr_val;
226 u16 itr_register;
227 int set_itr;
228
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]229 struct sk_buff *rx_skb_top;
230
231 struct e1000_queue_stats stats;
232};
233
Bruce Allan7c257692008-04-23 11:09:00 -0700[diff] [blame]234/* PHY register snapshot values */
235struct e1000_phy_regs {
236 u16 bmcr; /* basic mode control register */
237 u16 bmsr; /* basic mode status register */
238 u16 advertise; /* auto-negotiation advertisement */
239 u16 lpa; /* link partner ability register */
240 u16 expansion; /* auto-negotiation expansion reg */
241 u16 ctrl1000; /* 1000BASE-T control register */
242 u16 stat1000; /* 1000BASE-T status register */
243 u16 estatus; /* extended status register */
244};
245
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]246/* board specific private data structure */
247struct e1000_adapter {
248 struct timer_list watchdog_timer;
249 struct timer_list phy_info_timer;
250 struct timer_list blink_timer;
251
252 struct work_struct reset_task;
253 struct work_struct watchdog_task;
254
255 const struct e1000_info *ei;
256
257 struct vlan_group *vlgrp;
258 u32 bd_number;
259 u32 rx_buffer_len;
260 u16 mng_vlan_id;
261 u16 link_speed;
262 u16 link_duplex;
Bruce Allan84527592008-11-21 17:00:22 -0800[diff] [blame]263 u16 eeprom_vers;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]264
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]265 /* track device up/down/testing state */
266 unsigned long state;
267
268 /* Interrupt Throttle Rate */
269 u32 itr;
270 u32 itr_setting;
271 u16 tx_itr;
272 u16 rx_itr;
273
274 /*
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]275 * Tx
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]276 */
277 struct e1000_ring *tx_ring /* One per active queue */
278 ____cacheline_aligned_in_smp;
279
280 struct napi_struct napi;
281
282 unsigned long tx_queue_len;
283 unsigned int restart_queue;
284 u32 txd_cmd;
285
286 bool detect_tx_hung;
287 u8 tx_timeout_factor;
288
289 u32 tx_int_delay;
290 u32 tx_abs_int_delay;
291
292 unsigned int total_tx_bytes;
293 unsigned int total_tx_packets;
294 unsigned int total_rx_bytes;
295 unsigned int total_rx_packets;
296
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]297 /* Tx stats */
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]298 u64 tpt_old;
299 u64 colc_old;
Bruce Allan7c257692008-04-23 11:09:00 -0700[diff] [blame]300 u32 gotc;
301 u64 gotc_old;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]302 u32 tx_timeout_count;
303 u32 tx_fifo_head;
304 u32 tx_head_addr;
305 u32 tx_fifo_size;
306 u32 tx_dma_failed;
307
308 /*
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]309 * Rx
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]310 */
311 bool (*clean_rx) (struct e1000_adapter *adapter,
312 int *work_done, int work_to_do)
313 ____cacheline_aligned_in_smp;
314 void (*alloc_rx_buf) (struct e1000_adapter *adapter,
315 int cleaned_count);
316 struct e1000_ring *rx_ring;
317
318 u32 rx_int_delay;
319 u32 rx_abs_int_delay;
320
Bruce Allanad680762008-03-28 09:15:03 -0700[diff] [blame]321 /* Rx stats */
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]322 u64 hw_csum_err;
323 u64 hw_csum_good;
324 u64 rx_hdr_split;
Bruce Allan7c257692008-04-23 11:09:00 -0700[diff] [blame]325 u32 gorc;
326 u64 gorc_old;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]327 u32 alloc_rx_buff_failed;
328 u32 rx_dma_failed;
329
330 unsigned int rx_ps_pages;
331 u16 rx_ps_bsize0;
Jeff Kirsher318a94d2008-03-28 09:15:16 -0700[diff] [blame]332 u32 max_frame_size;
333 u32 min_frame_size;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]334
335 /* OS defined structs */
336 struct net_device *netdev;
337 struct pci_dev *pdev;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]338
339 /* structs defined in e1000_hw.h */
340 struct e1000_hw hw;
341
342 struct e1000_hw_stats stats;
343 struct e1000_phy_info phy_info;
344 struct e1000_phy_stats phy_stats;
345
Bruce Allan7c257692008-04-23 11:09:00 -0700[diff] [blame]346 /* Snapshot of PHY registers */
347 struct e1000_phy_regs phy_regs;
348
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]349 struct e1000_ring test_tx_ring;
350 struct e1000_ring test_rx_ring;
351 u32 test_icr;
352
353 u32 msg_enable;
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]354 struct msix_entry *msix_entries;
355 int int_mode;
356 u32 eiac_mask;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]357
358 u32 eeprom_wol;
359 u32 wol;
360 u32 pba;
Bruce Allan2adc55c2009-06-02 11:28:58 +0000[diff] [blame]361 u32 max_hw_frame_size;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]362
Jeff Kirsher318a94d2008-03-28 09:15:16 -0700[diff] [blame]363 bool fc_autoneg;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]364
365 unsigned long led_status;
366
367 unsigned int flags;
Jeff Kirshereb7c3ad2008-11-14 06:45:23 +0000[diff] [blame]368 unsigned int flags2;
Jesse Brandeburga8f88ff2008-10-02 16:33:25 -0700[diff] [blame]369 struct work_struct downshift_task;
370 struct work_struct update_phy_task;
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]371 struct work_struct led_blink_task;
Bruce Allan41cec6f2009-11-20 23:28:56 +0000[diff] [blame]372 struct work_struct print_hang_task;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]373};
374
375struct e1000_info {
376 enum e1000_mac_type mac;
377 unsigned int flags;
Jeff Kirshereb7c3ad2008-11-14 06:45:23 +0000[diff] [blame]378 unsigned int flags2;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]379 u32 pba;
Bruce Allan2adc55c2009-06-02 11:28:58 +0000[diff] [blame]380 u32 max_hw_frame_size;
Jeff Kirsher69e3fd82008-04-02 13:48:18 -0700[diff] [blame]381 s32 (*get_variants)(struct e1000_adapter *);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]382 struct e1000_mac_operations *mac_ops;
383 struct e1000_phy_operations *phy_ops;
384 struct e1000_nvm_operations *nvm_ops;
385};
386
387/* hardware capability, feature, and workaround flags */
388#define FLAG_HAS_AMT (1 << 0)
389#define FLAG_HAS_FLASH (1 << 1)
390#define FLAG_HAS_HW_VLAN_FILTER (1 << 2)
391#define FLAG_HAS_WOL (1 << 3)
392#define FLAG_HAS_ERT (1 << 4)
393#define FLAG_HAS_CTRLEXT_ON_LOAD (1 << 5)
394#define FLAG_HAS_SWSM_ON_LOAD (1 << 6)
395#define FLAG_HAS_JUMBO_FRAMES (1 << 7)
Bruce Allan4a770352008-10-01 17:18:35 -0700[diff] [blame]396#define FLAG_READ_ONLY_NVM (1 << 8)
Bruce Allan97ac8ca2008-04-29 09:16:05 -0700[diff] [blame]397#define FLAG_IS_ICH (1 << 9)
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]398#define FLAG_HAS_MSIX (1 << 10)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]399#define FLAG_HAS_SMART_POWER_DOWN (1 << 11)
400#define FLAG_IS_QUAD_PORT_A (1 << 12)
401#define FLAG_IS_QUAD_PORT (1 << 13)
402#define FLAG_TIPG_MEDIUM_FOR_80003ESLAN (1 << 14)
403#define FLAG_APME_IN_WUC (1 << 15)
404#define FLAG_APME_IN_CTRL3 (1 << 16)
405#define FLAG_APME_CHECK_PORT_B (1 << 17)
406#define FLAG_DISABLE_FC_PAUSE_TIME (1 << 18)
407#define FLAG_NO_WAKE_UCAST (1 << 19)
408#define FLAG_MNG_PT_ENABLED (1 << 20)
409#define FLAG_RESET_OVERWRITES_LAA (1 << 21)
410#define FLAG_TARC_SPEED_MODE_BIT (1 << 22)
411#define FLAG_TARC_SET_BIT_ZERO (1 << 23)
412#define FLAG_RX_NEEDS_RESTART (1 << 24)
413#define FLAG_LSC_GIG_SPEED_DROP (1 << 25)
414#define FLAG_SMART_POWER_DOWN (1 << 26)
415#define FLAG_MSI_ENABLED (1 << 27)
416#define FLAG_RX_CSUM_ENABLED (1 << 28)
417#define FLAG_TSO_FORCE (1 << 29)
Jeff Kirsher318a94d2008-03-28 09:15:16 -0700[diff] [blame]418#define FLAG_RX_RESTART_NOW (1 << 30)
Bruce Allanf8d59f72008-08-08 18:36:11 -0700[diff] [blame]419#define FLAG_MSI_TEST_FAILED (1 << 31)
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]420
Jeff Kirshereb7c3ad2008-11-14 06:45:23 +0000[diff] [blame]421/* CRC Stripping defines */
422#define FLAG2_CRC_STRIPPING (1 << 0)
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]423#define FLAG2_HAS_PHY_WAKEUP (1 << 1)
Jeff Kirshereb7c3ad2008-11-14 06:45:23 +0000[diff] [blame]424
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]425#define E1000_RX_DESC_PS(R, i) \
426 (&(((union e1000_rx_desc_packet_split *)((R).desc))[i]))
427#define E1000_GET_DESC(R, i, type) (&(((struct type *)((R).desc))[i]))
428#define E1000_RX_DESC(R, i) E1000_GET_DESC(R, i, e1000_rx_desc)
429#define E1000_TX_DESC(R, i) E1000_GET_DESC(R, i, e1000_tx_desc)
430#define E1000_CONTEXT_DESC(R, i) E1000_GET_DESC(R, i, e1000_context_desc)
431
432enum e1000_state_t {
433 __E1000_TESTING,
434 __E1000_RESETTING,
435 __E1000_DOWN
436};
437
438enum latency_range {
439 lowest_latency = 0,
440 low_latency = 1,
441 bulk_latency = 2,
442 latency_invalid = 255
443};
444
445extern char e1000e_driver_name[];
446extern const char e1000e_driver_version[];
447
448extern void e1000e_check_options(struct e1000_adapter *adapter);
449extern void e1000e_set_ethtool_ops(struct net_device *netdev);
450
451extern int e1000e_up(struct e1000_adapter *adapter);
452extern void e1000e_down(struct e1000_adapter *adapter);
453extern void e1000e_reinit_locked(struct e1000_adapter *adapter);
454extern void e1000e_reset(struct e1000_adapter *adapter);
455extern void e1000e_power_up_phy(struct e1000_adapter *adapter);
456extern int e1000e_setup_rx_resources(struct e1000_adapter *adapter);
457extern int e1000e_setup_tx_resources(struct e1000_adapter *adapter);
458extern void e1000e_free_rx_resources(struct e1000_adapter *adapter);
459extern void e1000e_free_tx_resources(struct e1000_adapter *adapter);
460extern void e1000e_update_stats(struct e1000_adapter *adapter);
Bruce Allana20e4cf2008-11-21 17:01:35 -0800[diff] [blame]461extern bool e1000_has_link(struct e1000_adapter *adapter);
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]462extern void e1000e_set_interrupt_capability(struct e1000_adapter *adapter);
463extern void e1000e_reset_interrupt_capability(struct e1000_adapter *adapter);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]464
465extern unsigned int copybreak;
466
467extern char *e1000e_get_hw_dev_name(struct e1000_hw *hw);
468
469extern struct e1000_info e1000_82571_info;
470extern struct e1000_info e1000_82572_info;
471extern struct e1000_info e1000_82573_info;
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]472extern struct e1000_info e1000_82574_info;
Alexander Duyck8c81c9c2009-03-19 01:12:27 +0000[diff] [blame]473extern struct e1000_info e1000_82583_info;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]474extern struct e1000_info e1000_ich8_info;
475extern struct e1000_info e1000_ich9_info;
Bruce Allanf4187b52008-08-26 18:36:50 -0700[diff] [blame]476extern struct e1000_info e1000_ich10_info;
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]477extern struct e1000_info e1000_pch_info;
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]478extern struct e1000_info e1000_es2_info;
479
Jeff Kirsher69e3fd82008-04-02 13:48:18 -0700[diff] [blame]480extern s32 e1000e_read_pba_num(struct e1000_hw *hw, u32 *pba_num);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]481
482extern s32 e1000e_commit_phy(struct e1000_hw *hw);
483
484extern bool e1000e_enable_mng_pass_thru(struct e1000_hw *hw);
485
486extern bool e1000e_get_laa_state_82571(struct e1000_hw *hw);
487extern void e1000e_set_laa_state_82571(struct e1000_hw *hw, bool state);
488
Bruce Allan4a770352008-10-01 17:18:35 -0700[diff] [blame]489extern void e1000e_write_protect_nvm_ich8lan(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]490extern void e1000e_set_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw,
491 bool state);
492extern void e1000e_igp3_phy_powerdown_workaround_ich8lan(struct e1000_hw *hw);
493extern void e1000e_gig_downshift_workaround_ich8lan(struct e1000_hw *hw);
Bruce Allan97ac8ca2008-04-29 09:16:05 -0700[diff] [blame]494extern void e1000e_disable_gig_wol_ich8lan(struct e1000_hw *hw);
Bruce Allanbb436b22009-11-20 23:24:11 +0000[diff] [blame]495extern s32 e1000_configure_k1_ich8lan(struct e1000_hw *hw, bool k1_enable);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]496
497extern s32 e1000e_check_for_copper_link(struct e1000_hw *hw);
498extern s32 e1000e_check_for_fiber_link(struct e1000_hw *hw);
499extern s32 e1000e_check_for_serdes_link(struct e1000_hw *hw);
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]500extern s32 e1000e_setup_led_generic(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]501extern s32 e1000e_cleanup_led_generic(struct e1000_hw *hw);
502extern s32 e1000e_led_on_generic(struct e1000_hw *hw);
503extern s32 e1000e_led_off_generic(struct e1000_hw *hw);
504extern s32 e1000e_get_bus_info_pcie(struct e1000_hw *hw);
505extern s32 e1000e_get_speed_and_duplex_copper(struct e1000_hw *hw, u16 *speed, u16 *duplex);
506extern s32 e1000e_get_speed_and_duplex_fiber_serdes(struct e1000_hw *hw, u16 *speed, u16 *duplex);
507extern s32 e1000e_disable_pcie_master(struct e1000_hw *hw);
508extern s32 e1000e_get_auto_rd_done(struct e1000_hw *hw);
509extern s32 e1000e_id_led_init(struct e1000_hw *hw);
510extern void e1000e_clear_hw_cntrs_base(struct e1000_hw *hw);
511extern s32 e1000e_setup_fiber_serdes_link(struct e1000_hw *hw);
512extern s32 e1000e_copper_link_setup_m88(struct e1000_hw *hw);
513extern s32 e1000e_copper_link_setup_igp(struct e1000_hw *hw);
514extern s32 e1000e_setup_link(struct e1000_hw *hw);
Bruce Allancaaddaf2009-12-01 15:46:43 +0000[diff] [blame]515extern void e1000_clear_vfta_generic(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]516extern void e1000e_init_rx_addrs(struct e1000_hw *hw, u16 rar_count);
Jeff Kirshere2de3eb2008-03-28 09:15:11 -0700[diff] [blame]517extern void e1000e_update_mc_addr_list_generic(struct e1000_hw *hw,
518 u8 *mc_addr_list,
519 u32 mc_addr_count,
520 u32 rar_used_count,
521 u32 rar_count);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]522extern void e1000e_rar_set(struct e1000_hw *hw, u8 *addr, u32 index);
523extern s32 e1000e_set_fc_watermarks(struct e1000_hw *hw);
524extern void e1000e_set_pcie_no_snoop(struct e1000_hw *hw, u32 no_snoop);
525extern s32 e1000e_get_hw_semaphore(struct e1000_hw *hw);
526extern s32 e1000e_valid_led_default(struct e1000_hw *hw, u16 *data);
527extern void e1000e_config_collision_dist(struct e1000_hw *hw);
528extern s32 e1000e_config_fc_after_link_up(struct e1000_hw *hw);
529extern s32 e1000e_force_mac_fc(struct e1000_hw *hw);
530extern s32 e1000e_blink_led(struct e1000_hw *hw);
Bruce Allancaaddaf2009-12-01 15:46:43 +0000[diff] [blame]531extern void e1000_write_vfta_generic(struct e1000_hw *hw, u32 offset, u32 value);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]532extern void e1000e_reset_adaptive(struct e1000_hw *hw);
533extern void e1000e_update_adaptive(struct e1000_hw *hw);
534
535extern s32 e1000e_setup_copper_link(struct e1000_hw *hw);
536extern s32 e1000e_get_phy_id(struct e1000_hw *hw);
537extern void e1000e_put_hw_semaphore(struct e1000_hw *hw);
538extern s32 e1000e_check_reset_block_generic(struct e1000_hw *hw);
539extern s32 e1000e_phy_force_speed_duplex_igp(struct e1000_hw *hw);
540extern s32 e1000e_get_cable_length_igp_2(struct e1000_hw *hw);
541extern s32 e1000e_get_phy_info_igp(struct e1000_hw *hw);
542extern s32 e1000e_read_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 *data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]543extern s32 e1000e_read_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset,
544 u16 *data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]545extern s32 e1000e_phy_hw_reset_generic(struct e1000_hw *hw);
546extern s32 e1000e_set_d3_lplu_state(struct e1000_hw *hw, bool active);
547extern s32 e1000e_write_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]548extern s32 e1000e_write_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset,
549 u16 data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]550extern s32 e1000e_phy_sw_reset(struct e1000_hw *hw);
551extern s32 e1000e_phy_force_speed_duplex_m88(struct e1000_hw *hw);
552extern s32 e1000e_get_cfg_done(struct e1000_hw *hw);
553extern s32 e1000e_get_cable_length_m88(struct e1000_hw *hw);
554extern s32 e1000e_get_phy_info_m88(struct e1000_hw *hw);
555extern s32 e1000e_read_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 *data);
556extern s32 e1000e_write_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 data);
Bruce Allanf4187b52008-08-26 18:36:50 -0700[diff] [blame]557extern s32 e1000e_phy_init_script_igp3(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]558extern enum e1000_phy_type e1000e_get_phy_type_from_id(u32 phy_id);
Bruce Allan97ac8ca2008-04-29 09:16:05 -0700[diff] [blame]559extern s32 e1000e_determine_phy_address(struct e1000_hw *hw);
560extern s32 e1000e_write_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 data);
561extern s32 e1000e_read_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 *data);
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]562extern s32 e1000e_read_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 *data);
563extern s32 e1000e_write_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]564extern void e1000e_phy_force_speed_duplex_setup(struct e1000_hw *hw, u16 *phy_ctrl);
565extern s32 e1000e_write_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]566extern s32 e1000e_write_kmrn_reg_locked(struct e1000_hw *hw, u32 offset,
567 u16 data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]568extern s32 e1000e_read_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 *data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]569extern s32 e1000e_read_kmrn_reg_locked(struct e1000_hw *hw, u32 offset,
570 u16 *data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]571extern s32 e1000e_phy_has_link_generic(struct e1000_hw *hw, u32 iterations,
572 u32 usec_interval, bool *success);
573extern s32 e1000e_phy_reset_dsp(struct e1000_hw *hw);
Bruce Allan17f208d2009-12-01 15:47:22 +0000[diff] [blame]574extern void e1000_power_up_phy_copper(struct e1000_hw *hw);
575extern void e1000_power_down_phy_copper(struct e1000_hw *hw);
David Graham2d9498f2008-04-23 11:09:14 -0700[diff] [blame]576extern s32 e1000e_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data);
577extern s32 e1000e_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]578extern s32 e1000e_check_downshift(struct e1000_hw *hw);
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]579extern s32 e1000_read_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 *data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]580extern s32 e1000_read_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset,
581 u16 *data);
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]582extern s32 e1000_write_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 data);
Bruce Allan5ccdcec2009-10-26 11:24:02 +0000[diff] [blame]583extern s32 e1000_write_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset,
584 u16 data);
Bruce Allana4f58f52009-06-02 11:29:18 +0000[diff] [blame]585extern s32 e1000_set_mdio_slow_mode_hv(struct e1000_hw *hw, bool slow);
586extern s32 e1000_link_stall_workaround_hv(struct e1000_hw *hw);
587extern s32 e1000_copper_link_setup_82577(struct e1000_hw *hw);
588extern s32 e1000_check_polarity_82577(struct e1000_hw *hw);
589extern s32 e1000_get_phy_info_82577(struct e1000_hw *hw);
590extern s32 e1000_phy_force_speed_duplex_82577(struct e1000_hw *hw);
591extern s32 e1000_get_cable_length_82577(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]592
Bruce Allan0be84012009-12-02 17:03:18 +0000[diff] [blame]593extern s32 e1000_check_polarity_m88(struct e1000_hw *hw);
594extern s32 e1000_get_phy_info_ife(struct e1000_hw *hw);
595extern s32 e1000_check_polarity_ife(struct e1000_hw *hw);
596extern s32 e1000_phy_force_speed_duplex_ife(struct e1000_hw *hw);
597extern s32 e1000_check_polarity_igp(struct e1000_hw *hw);
598
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]599static inline s32 e1000_phy_hw_reset(struct e1000_hw *hw)
600{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]601 return hw->phy.ops.reset(hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]602}
603
604static inline s32 e1000_check_reset_block(struct e1000_hw *hw)
605{
606 return hw->phy.ops.check_reset_block(hw);
607}
608
609static inline s32 e1e_rphy(struct e1000_hw *hw, u32 offset, u16 *data)
610{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]611 return hw->phy.ops.read_reg(hw, offset, data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]612}
613
614static inline s32 e1e_wphy(struct e1000_hw *hw, u32 offset, u16 data)
615{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]616 return hw->phy.ops.write_reg(hw, offset, data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]617}
618
619static inline s32 e1000_get_cable_length(struct e1000_hw *hw)
620{
621 return hw->phy.ops.get_cable_length(hw);
622}
623
624extern s32 e1000e_acquire_nvm(struct e1000_hw *hw);
625extern s32 e1000e_write_nvm_spi(struct e1000_hw *hw, u16 offset, u16 words, u16 *data);
626extern s32 e1000e_update_nvm_checksum_generic(struct e1000_hw *hw);
627extern s32 e1000e_poll_eerd_eewr_done(struct e1000_hw *hw, int ee_reg);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]628extern s32 e1000e_read_nvm_eerd(struct e1000_hw *hw, u16 offset, u16 words, u16 *data);
629extern s32 e1000e_validate_nvm_checksum_generic(struct e1000_hw *hw);
630extern void e1000e_release_nvm(struct e1000_hw *hw);
631extern void e1000e_reload_nvm(struct e1000_hw *hw);
632extern s32 e1000e_read_mac_addr(struct e1000_hw *hw);
633
634static inline s32 e1000_validate_nvm_checksum(struct e1000_hw *hw)
635{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]636 return hw->nvm.ops.validate(hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]637}
638
639static inline s32 e1000e_update_nvm_checksum(struct e1000_hw *hw)
640{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]641 return hw->nvm.ops.update(hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]642}
643
644static inline s32 e1000_read_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data)
645{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]646 return hw->nvm.ops.read(hw, offset, words, data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]647}
648
649static inline s32 e1000_write_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data)
650{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]651 return hw->nvm.ops.write(hw, offset, words, data);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]652}
653
654static inline s32 e1000_get_phy_info(struct e1000_hw *hw)
655{
Bruce Allan94d81862009-11-20 23:25:26 +0000[diff] [blame]656 return hw->phy.ops.get_info(hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]657}
658
Bruce Allan4662e822008-08-26 18:37:06 -0700[diff] [blame]659static inline s32 e1000e_check_mng_mode(struct e1000_hw *hw)
660{
661 return hw->mac.ops.check_mng_mode(hw);
662}
663
664extern bool e1000e_check_mng_mode_generic(struct e1000_hw *hw);
Auke Kokbc7f75f2007-09-17 12:30:59 -0700[diff] [blame]665extern bool e1000e_enable_tx_pkt_filtering(struct e1000_hw *hw);
666extern s32 e1000e_mng_write_dhcp_info(struct e1000_hw *hw, u8 *buffer, u16 length);
667
668static inline u32 __er32(struct e1000_hw *hw, unsigned long reg)
669{
670 return readl(hw->hw_addr + reg);
671}
672
673static inline void __ew32(struct e1000_hw *hw, unsigned long reg, u32 val)
674{
675 writel(val, hw->hw_addr + reg);
676}
677
678#endif /* _E1000_H_ */