Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_htc_msm8960 / 1318a481fc37c503a901b96ae06b692ca2b21af5 / . / arch / blackfin / kernel / entry.S
blob: 686478f5f66b90402ffad203bce6d2dc37b78e13 [file] [log] [blame]
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]1/*
Robin Getz96f10502009-09-24 14:11:24 +0000[diff] [blame]2 * Copyright 2004-2009 Analog Devices Inc.
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]3 *
Robin Getz96f10502009-09-24 14:11:24 +0000[diff] [blame]4 * Licensed under the GPL-2 or later
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]5 */
6
7#include <linux/linkage.h>
8#include <asm/thread_info.h>
9#include <asm/errno.h>
Graf Yang8f658732008-11-18 17:48:22 +0800[diff] [blame]10#include <asm/blackfin.h>
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]11#include <asm/asm-offsets.h>
12
Bryan Wu639f6572008-08-27 10:51:02 +0800[diff] [blame]13#include <asm/context.S>
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]14
15#ifdef CONFIG_EXCPT_IRQ_SYSC_L1
16.section .l1.text
17#else
18.text
19#endif
20
21ENTRY(_ret_from_fork)
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]22#ifdef CONFIG_IPIPE
Philippe Gerum6b8019c82009-06-22 18:23:32 +0200[diff] [blame]23 /*
24 * Hw IRQs are off on entry, and we don't want the scheduling tail
25 * code to starve high priority domains from interrupts while it
26 * runs. Therefore we first stall the root stage to have the
27 * virtual interrupt state reflect IMASK.
28 */
29 p0.l = ___ipipe_root_status;
30 p0.h = ___ipipe_root_status;
31 r4 = [p0];
32 bitset(r4, 0);
33 [p0] = r4;
34 /*
35 * Then we may enable hw IRQs, allowing preemption from high
36 * priority domains. schedule_tail() will do local_irq_enable()
37 * since Blackfin does not define __ARCH_WANT_UNLOCKED_CTXSW, so
38 * there is no need to unstall the root domain by ourselves
39 * afterwards.
40 */
41 p0.l = _bfin_irq_flags;
42 p0.h = _bfin_irq_flags;
43 r4 = [p0];
44 sti r4;
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]45#endif /* CONFIG_IPIPE */
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]46 SP += -12;
Barry Songd86bfb12010-01-07 04:11:17 +0000[diff] [blame]47 pseudo_long_call _schedule_tail, p5;
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]48 SP += 12;
49 r0 = [sp + PT_IPEND];
50 cc = bittst(r0,1);
51 if cc jump .Lin_kernel;
52 RESTORE_CONTEXT
53 rti;
54.Lin_kernel:
55 bitclr(r0,1);
56 [sp + PT_IPEND] = r0;
57 /* do a 'fake' RTI by jumping to [RETI]
58 * to avoid clearing supervisor mode in child
Robin Getzaa770aa2007-10-29 18:14:15 +0800[diff] [blame]59 */
60 r0 = [sp + PT_PC];
61 [sp + PT_P0] = r0;
62
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]63 RESTORE_ALL_SYS
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]64 jump (p0);
Mike Frysinger51be24c2007-06-11 15:31:30 +0800[diff] [blame]65ENDPROC(_ret_from_fork)
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]66
67ENTRY(_sys_fork)
68 r0 = -EINVAL;
Michael Hennerich2cfebf22008-07-16 16:59:05 +0800[diff] [blame]69#if (ANOMALY_05000371)
70 nop;
71 nop;
72 nop;
73#endif
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]74 rts;
Mike Frysinger51be24c2007-06-11 15:31:30 +0800[diff] [blame]75ENDPROC(_sys_fork)
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]76
77ENTRY(_sys_vfork)
78 r0 = sp;
79 r0 += 24;
80 [--sp] = rets;
81 SP += -12;
Barry Songd86bfb12010-01-07 04:11:17 +0000[diff] [blame]82 pseudo_long_call _bfin_vfork, p2;
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]83 SP += 12;
84 rets = [sp++];
85 rts;
Mike Frysinger51be24c2007-06-11 15:31:30 +0800[diff] [blame]86ENDPROC(_sys_vfork)
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]87
88ENTRY(_sys_clone)
89 r0 = sp;
90 r0 += 24;
91 [--sp] = rets;
92 SP += -12;
Barry Songd86bfb12010-01-07 04:11:17 +0000[diff] [blame]93 pseudo_long_call _bfin_clone, p2;
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]94 SP += 12;
95 rets = [sp++];
96 rts;
Mike Frysinger51be24c2007-06-11 15:31:30 +0800[diff] [blame]97ENDPROC(_sys_clone)
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]98
99ENTRY(_sys_rt_sigreturn)
100 r0 = sp;
101 r0 += 24;
102 [--sp] = rets;
103 SP += -12;
Barry Songd86bfb12010-01-07 04:11:17 +0000[diff] [blame]104 pseudo_long_call _do_rt_sigreturn, p2;
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]105 SP += 12;
106 rets = [sp++];
107 rts;
Mike Frysinger51be24c2007-06-11 15:31:30 +0800[diff] [blame]108ENDPROC(_sys_rt_sigreturn)