blob: 3d8907a54c7703d9623b66ab0e070e2b714549ff [file] [log] [blame]
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001#ifndef _MSM_VIDC_DEC_H_
2#define _MSM_VIDC_DEC_H_
3
4#include <linux/types.h>
5#include <linux/ioctl.h>
6
7/* STATUS CODES */
8/* Base value for status codes */
9#define VDEC_S_BASE 0x40000000
10/* Success */
11#define VDEC_S_SUCCESS (VDEC_S_BASE)
12/* General failure */
13#define VDEC_S_EFAIL (VDEC_S_BASE + 1)
14/* Fatal irrecoverable failure. Need to tear down session. */
15#define VDEC_S_EFATAL (VDEC_S_BASE + 2)
16/* Error detected in the passed parameters */
17#define VDEC_S_EBADPARAM (VDEC_S_BASE + 3)
18/* Command called in invalid state. */
19#define VDEC_S_EINVALSTATE (VDEC_S_BASE + 4)
20 /* Insufficient OS resources - thread, memory etc. */
21#define VDEC_S_ENOSWRES (VDEC_S_BASE + 5)
22 /* Insufficient HW resources - core capacity maxed out. */
23#define VDEC_S_ENOHWRES (VDEC_S_BASE + 6)
24/* Invalid command called */
25#define VDEC_S_EINVALCMD (VDEC_S_BASE + 7)
26/* Command timeout. */
27#define VDEC_S_ETIMEOUT (VDEC_S_BASE + 8)
28/* Pre-requirement is not met for API. */
29#define VDEC_S_ENOPREREQ (VDEC_S_BASE + 9)
30/* Command queue is full. */
31#define VDEC_S_ECMDQFULL (VDEC_S_BASE + 10)
32/* Command is not supported by this driver */
33#define VDEC_S_ENOTSUPP (VDEC_S_BASE + 11)
34/* Command is not implemented by thedriver. */
35#define VDEC_S_ENOTIMPL (VDEC_S_BASE + 12)
36/* Command is not implemented by the driver. */
37#define VDEC_S_BUSY (VDEC_S_BASE + 13)
Gopikrishnaiah Anandan746d9ab2011-07-07 11:55:13 -070038#define VDEC_S_INPUT_BITSTREAM_ERR (VDEC_S_BASE + 14)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070039
40#define VDEC_INTF_VER 1
41#define VDEC_MSG_BASE 0x0000000
42/* Codes to identify asynchronous message responses and events that driver
43 wants to communicate to the app.*/
44#define VDEC_MSG_INVALID (VDEC_MSG_BASE + 0)
45#define VDEC_MSG_RESP_INPUT_BUFFER_DONE (VDEC_MSG_BASE + 1)
46#define VDEC_MSG_RESP_OUTPUT_BUFFER_DONE (VDEC_MSG_BASE + 2)
47#define VDEC_MSG_RESP_INPUT_FLUSHED (VDEC_MSG_BASE + 3)
48#define VDEC_MSG_RESP_OUTPUT_FLUSHED (VDEC_MSG_BASE + 4)
49#define VDEC_MSG_RESP_FLUSH_INPUT_DONE (VDEC_MSG_BASE + 5)
50#define VDEC_MSG_RESP_FLUSH_OUTPUT_DONE (VDEC_MSG_BASE + 6)
51#define VDEC_MSG_RESP_START_DONE (VDEC_MSG_BASE + 7)
52#define VDEC_MSG_RESP_STOP_DONE (VDEC_MSG_BASE + 8)
53#define VDEC_MSG_RESP_PAUSE_DONE (VDEC_MSG_BASE + 9)
54#define VDEC_MSG_RESP_RESUME_DONE (VDEC_MSG_BASE + 10)
55#define VDEC_MSG_RESP_RESOURCE_LOADED (VDEC_MSG_BASE + 11)
56#define VDEC_EVT_RESOURCES_LOST (VDEC_MSG_BASE + 12)
57#define VDEC_MSG_EVT_CONFIG_CHANGED (VDEC_MSG_BASE + 13)
58#define VDEC_MSG_EVT_HW_ERROR (VDEC_MSG_BASE + 14)
59#define VDEC_MSG_EVT_INFO_CONFIG_CHANGED (VDEC_MSG_BASE + 15)
Gopikrishnaiah Anandan248eac22011-07-12 14:24:14 -070060#define VDEC_MSG_EVT_INFO_FIELD_DROPPED (VDEC_MSG_BASE + 16)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070061
62/*Buffer flags bits masks.*/
63#define VDEC_BUFFERFLAG_EOS 0x00000001
64#define VDEC_BUFFERFLAG_DECODEONLY 0x00000004
65#define VDEC_BUFFERFLAG_DATACORRUPT 0x00000008
66#define VDEC_BUFFERFLAG_ENDOFFRAME 0x00000010
67#define VDEC_BUFFERFLAG_SYNCFRAME 0x00000020
68#define VDEC_BUFFERFLAG_EXTRADATA 0x00000040
69#define VDEC_BUFFERFLAG_CODECCONFIG 0x00000080
70
71/*Post processing flags bit masks*/
72#define VDEC_EXTRADATA_NONE 0x001
73#define VDEC_EXTRADATA_QP 0x004
74#define VDEC_EXTRADATA_MB_ERROR_MAP 0x008
75#define VDEC_EXTRADATA_SEI 0x010
76#define VDEC_EXTRADATA_VUI 0x020
77#define VDEC_EXTRADATA_VC1 0x040
78
79#define VDEC_CMDBASE 0x800
80#define VDEC_CMD_SET_INTF_VERSION (VDEC_CMDBASE)
81
82#define VDEC_IOCTL_MAGIC 'v'
83
84struct vdec_ioctl_msg {
85 void __user *in;
86 void __user *out;
87};
88
89/* CMD params: InputParam:enum vdec_codec
90 OutputParam: struct vdec_profile_level*/
91#define VDEC_IOCTL_GET_PROFILE_LEVEL_SUPPORTED \
92 _IOWR(VDEC_IOCTL_MAGIC, 0, struct vdec_ioctl_msg)
93
94/*CMD params:InputParam: NULL
95 OutputParam: uint32_t(bitmask)*/
96#define VDEC_IOCTL_GET_INTERLACE_FORMAT \
97 _IOR(VDEC_IOCTL_MAGIC, 1, struct vdec_ioctl_msg)
98
99/* CMD params: InputParam: enum vdec_codec
100 OutputParam: struct vdec_profile_level*/
101#define VDEC_IOCTL_GET_CURRENT_PROFILE_LEVEL \
102 _IOWR(VDEC_IOCTL_MAGIC, 2, struct vdec_ioctl_msg)
103
104/*CMD params: SET: InputParam: enum vdec_output_fromat OutputParam: NULL
105 GET: InputParam: NULL OutputParam: enum vdec_output_fromat*/
106#define VDEC_IOCTL_SET_OUTPUT_FORMAT \
107 _IOWR(VDEC_IOCTL_MAGIC, 3, struct vdec_ioctl_msg)
108#define VDEC_IOCTL_GET_OUTPUT_FORMAT \
109 _IOWR(VDEC_IOCTL_MAGIC, 4, struct vdec_ioctl_msg)
110
111/*CMD params: SET: InputParam: enum vdec_codec OutputParam: NULL
112 GET: InputParam: NULL OutputParam: enum vdec_codec*/
113#define VDEC_IOCTL_SET_CODEC \
114 _IOW(VDEC_IOCTL_MAGIC, 5, struct vdec_ioctl_msg)
115#define VDEC_IOCTL_GET_CODEC \
116 _IOR(VDEC_IOCTL_MAGIC, 6, struct vdec_ioctl_msg)
117
118/*CMD params: SET: InputParam: struct vdec_picsize outputparam: NULL
119 GET: InputParam: NULL outputparam: struct vdec_picsize*/
120#define VDEC_IOCTL_SET_PICRES \
121 _IOW(VDEC_IOCTL_MAGIC, 7, struct vdec_ioctl_msg)
122#define VDEC_IOCTL_GET_PICRES \
123 _IOR(VDEC_IOCTL_MAGIC, 8, struct vdec_ioctl_msg)
124
125#define VDEC_IOCTL_SET_EXTRADATA \
126 _IOW(VDEC_IOCTL_MAGIC, 9, struct vdec_ioctl_msg)
127#define VDEC_IOCTL_GET_EXTRADATA \
128 _IOR(VDEC_IOCTL_MAGIC, 10, struct vdec_ioctl_msg)
129
130#define VDEC_IOCTL_SET_SEQUENCE_HEADER \
131 _IOW(VDEC_IOCTL_MAGIC, 11, struct vdec_ioctl_msg)
132
133/* CMD params: SET: InputParam - vdec_allocatorproperty, OutputParam - NULL
134 GET: InputParam - NULL, OutputParam - vdec_allocatorproperty*/
135#define VDEC_IOCTL_SET_BUFFER_REQ \
136 _IOW(VDEC_IOCTL_MAGIC, 12, struct vdec_ioctl_msg)
137#define VDEC_IOCTL_GET_BUFFER_REQ \
138 _IOR(VDEC_IOCTL_MAGIC, 13, struct vdec_ioctl_msg)
139/* CMD params: InputParam - vdec_buffer, OutputParam - uint8_t** */
140#define VDEC_IOCTL_ALLOCATE_BUFFER \
141 _IOWR(VDEC_IOCTL_MAGIC, 14, struct vdec_ioctl_msg)
142/* CMD params: InputParam - uint8_t *, OutputParam - NULL.*/
143#define VDEC_IOCTL_FREE_BUFFER \
144 _IOW(VDEC_IOCTL_MAGIC, 15, struct vdec_ioctl_msg)
145
146/*CMD params: CMD: InputParam - struct vdec_setbuffer_cmd, OutputParam - NULL*/
147#define VDEC_IOCTL_SET_BUFFER \
148 _IOW(VDEC_IOCTL_MAGIC, 16, struct vdec_ioctl_msg)
149
150/* CMD params: InputParam - struct vdec_fillbuffer_cmd, OutputParam - NULL*/
151#define VDEC_IOCTL_FILL_OUTPUT_BUFFER \
152 _IOW(VDEC_IOCTL_MAGIC, 17, struct vdec_ioctl_msg)
153
154/*CMD params: InputParam - struct vdec_frameinfo , OutputParam - NULL*/
155#define VDEC_IOCTL_DECODE_FRAME \
156 _IOW(VDEC_IOCTL_MAGIC, 18, struct vdec_ioctl_msg)
157
158#define VDEC_IOCTL_LOAD_RESOURCES _IO(VDEC_IOCTL_MAGIC, 19)
159#define VDEC_IOCTL_CMD_START _IO(VDEC_IOCTL_MAGIC, 20)
160#define VDEC_IOCTL_CMD_STOP _IO(VDEC_IOCTL_MAGIC, 21)
161#define VDEC_IOCTL_CMD_PAUSE _IO(VDEC_IOCTL_MAGIC, 22)
162#define VDEC_IOCTL_CMD_RESUME _IO(VDEC_IOCTL_MAGIC, 23)
163
164/*CMD params: InputParam - enum vdec_bufferflush , OutputParam - NULL */
165#define VDEC_IOCTL_CMD_FLUSH _IOW(VDEC_IOCTL_MAGIC, 24, struct vdec_ioctl_msg)
166
167/* ========================================================
168 * IOCTL for getting asynchronous notification from driver
169 * ========================================================*/
170
171/*IOCTL params: InputParam - NULL, OutputParam - struct vdec_msginfo*/
172#define VDEC_IOCTL_GET_NEXT_MSG \
173 _IOR(VDEC_IOCTL_MAGIC, 25, struct vdec_ioctl_msg)
174
175#define VDEC_IOCTL_STOP_NEXT_MSG _IO(VDEC_IOCTL_MAGIC, 26)
176
177#define VDEC_IOCTL_GET_NUMBER_INSTANCES \
178 _IOR(VDEC_IOCTL_MAGIC, 27, struct vdec_ioctl_msg)
179
180#define VDEC_IOCTL_SET_PICTURE_ORDER \
181 _IOW(VDEC_IOCTL_MAGIC, 28, struct vdec_ioctl_msg)
182
183#define VDEC_IOCTL_SET_FRAME_RATE \
184 _IOW(VDEC_IOCTL_MAGIC, 29, struct vdec_ioctl_msg)
185
186#define VDEC_IOCTL_SET_H264_MV_BUFFER \
187 _IOW(VDEC_IOCTL_MAGIC, 30, struct vdec_ioctl_msg)
188
189#define VDEC_IOCTL_FREE_H264_MV_BUFFER \
190 _IOW(VDEC_IOCTL_MAGIC, 31, struct vdec_ioctl_msg)
191
192#define VDEC_IOCTL_GET_MV_BUFFER_SIZE \
193 _IOR(VDEC_IOCTL_MAGIC, 32, struct vdec_ioctl_msg)
194
195#define VDEC_IOCTL_SET_IDR_ONLY_DECODING \
196 _IO(VDEC_IOCTL_MAGIC, 33)
197
198#define VDEC_IOCTL_SET_CONT_ON_RECONFIG \
199 _IO(VDEC_IOCTL_MAGIC, 34)
200
Deepika Pepakayalaa5ede602011-12-02 11:33:26 -0800201#define VDEC_IOCTL_SET_DISABLE_DMX \
202 _IOW(VDEC_IOCTL_MAGIC, 35, struct vdec_ioctl_msg)
203
204#define VDEC_IOCTL_GET_DISABLE_DMX \
205 _IOR(VDEC_IOCTL_MAGIC, 36, struct vdec_ioctl_msg)
206
207#define VDEC_IOCTL_GET_DISABLE_DMX_SUPPORT \
208 _IOR(VDEC_IOCTL_MAGIC, 37, struct vdec_ioctl_msg)
209
Arun Menon152c3c72012-06-20 11:50:08 -0700210#define VDEC_IOCTL_SET_PERF_CLK \
211 _IOR(VDEC_IOCTL_MAGIC, 38, struct vdec_ioctl_msg)
212
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700213enum vdec_picture {
214 PICTURE_TYPE_I,
215 PICTURE_TYPE_P,
216 PICTURE_TYPE_B,
217 PICTURE_TYPE_BI,
218 PICTURE_TYPE_SKIP,
Maheshwar Ajja1d053f82011-07-20 20:45:11 +0530219 PICTURE_TYPE_IDR,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700220 PICTURE_TYPE_UNKNOWN
221};
222
223enum vdec_buffer {
224 VDEC_BUFFER_TYPE_INPUT,
225 VDEC_BUFFER_TYPE_OUTPUT
226};
227
228struct vdec_allocatorproperty {
229 enum vdec_buffer buffer_type;
230 uint32_t mincount;
231 uint32_t maxcount;
232 uint32_t actualcount;
233 size_t buffer_size;
234 uint32_t alignment;
235 uint32_t buf_poolid;
236};
237
238struct vdec_bufferpayload {
239 void __user *bufferaddr;
240 size_t buffer_len;
241 int pmem_fd;
242 size_t offset;
243 size_t mmaped_size;
244};
245
246struct vdec_setbuffer_cmd {
247 enum vdec_buffer buffer_type;
248 struct vdec_bufferpayload buffer;
249};
250
251struct vdec_fillbuffer_cmd {
252 struct vdec_bufferpayload buffer;
253 void *client_data;
254};
255
256enum vdec_bufferflush {
257 VDEC_FLUSH_TYPE_INPUT,
258 VDEC_FLUSH_TYPE_OUTPUT,
259 VDEC_FLUSH_TYPE_ALL
260};
261
262enum vdec_codec {
263 VDEC_CODECTYPE_H264 = 0x1,
264 VDEC_CODECTYPE_H263 = 0x2,
265 VDEC_CODECTYPE_MPEG4 = 0x3,
266 VDEC_CODECTYPE_DIVX_3 = 0x4,
267 VDEC_CODECTYPE_DIVX_4 = 0x5,
268 VDEC_CODECTYPE_DIVX_5 = 0x6,
269 VDEC_CODECTYPE_DIVX_6 = 0x7,
270 VDEC_CODECTYPE_XVID = 0x8,
271 VDEC_CODECTYPE_MPEG1 = 0x9,
272 VDEC_CODECTYPE_MPEG2 = 0xa,
273 VDEC_CODECTYPE_VC1 = 0xb,
274 VDEC_CODECTYPE_VC1_RCV = 0xc
275};
276
277enum vdec_mpeg2_profile {
278 VDEC_MPEG2ProfileSimple = 0x1,
279 VDEC_MPEG2ProfileMain = 0x2,
280 VDEC_MPEG2Profile422 = 0x4,
281 VDEC_MPEG2ProfileSNR = 0x8,
282 VDEC_MPEG2ProfileSpatial = 0x10,
283 VDEC_MPEG2ProfileHigh = 0x20,
284 VDEC_MPEG2ProfileKhronosExtensions = 0x6F000000,
285 VDEC_MPEG2ProfileVendorStartUnused = 0x7F000000,
286 VDEC_MPEG2ProfileMax = 0x7FFFFFFF
287};
288
289enum vdec_mpeg2_level {
290
291 VDEC_MPEG2LevelLL = 0x1,
292 VDEC_MPEG2LevelML = 0x2,
293 VDEC_MPEG2LevelH14 = 0x4,
294 VDEC_MPEG2LevelHL = 0x8,
295 VDEC_MPEG2LevelKhronosExtensions = 0x6F000000,
296 VDEC_MPEG2LevelVendorStartUnused = 0x7F000000,
297 VDEC_MPEG2LevelMax = 0x7FFFFFFF
298};
299
300enum vdec_mpeg4_profile {
301 VDEC_MPEG4ProfileSimple = 0x01,
302 VDEC_MPEG4ProfileSimpleScalable = 0x02,
303 VDEC_MPEG4ProfileCore = 0x04,
304 VDEC_MPEG4ProfileMain = 0x08,
305 VDEC_MPEG4ProfileNbit = 0x10,
306 VDEC_MPEG4ProfileScalableTexture = 0x20,
307 VDEC_MPEG4ProfileSimpleFace = 0x40,
308 VDEC_MPEG4ProfileSimpleFBA = 0x80,
309 VDEC_MPEG4ProfileBasicAnimated = 0x100,
310 VDEC_MPEG4ProfileHybrid = 0x200,
311 VDEC_MPEG4ProfileAdvancedRealTime = 0x400,
312 VDEC_MPEG4ProfileCoreScalable = 0x800,
313 VDEC_MPEG4ProfileAdvancedCoding = 0x1000,
314 VDEC_MPEG4ProfileAdvancedCore = 0x2000,
315 VDEC_MPEG4ProfileAdvancedScalable = 0x4000,
316 VDEC_MPEG4ProfileAdvancedSimple = 0x8000,
317 VDEC_MPEG4ProfileKhronosExtensions = 0x6F000000,
318 VDEC_MPEG4ProfileVendorStartUnused = 0x7F000000,
319 VDEC_MPEG4ProfileMax = 0x7FFFFFFF
320};
321
322enum vdec_mpeg4_level {
323 VDEC_MPEG4Level0 = 0x01,
324 VDEC_MPEG4Level0b = 0x02,
325 VDEC_MPEG4Level1 = 0x04,
326 VDEC_MPEG4Level2 = 0x08,
327 VDEC_MPEG4Level3 = 0x10,
328 VDEC_MPEG4Level4 = 0x20,
329 VDEC_MPEG4Level4a = 0x40,
330 VDEC_MPEG4Level5 = 0x80,
331 VDEC_MPEG4LevelKhronosExtensions = 0x6F000000,
332 VDEC_MPEG4LevelVendorStartUnused = 0x7F000000,
333 VDEC_MPEG4LevelMax = 0x7FFFFFFF
334};
335
336enum vdec_avc_profile {
337 VDEC_AVCProfileBaseline = 0x01,
338 VDEC_AVCProfileMain = 0x02,
339 VDEC_AVCProfileExtended = 0x04,
340 VDEC_AVCProfileHigh = 0x08,
341 VDEC_AVCProfileHigh10 = 0x10,
342 VDEC_AVCProfileHigh422 = 0x20,
343 VDEC_AVCProfileHigh444 = 0x40,
344 VDEC_AVCProfileKhronosExtensions = 0x6F000000,
345 VDEC_AVCProfileVendorStartUnused = 0x7F000000,
346 VDEC_AVCProfileMax = 0x7FFFFFFF
347};
348
349enum vdec_avc_level {
350 VDEC_AVCLevel1 = 0x01,
351 VDEC_AVCLevel1b = 0x02,
352 VDEC_AVCLevel11 = 0x04,
353 VDEC_AVCLevel12 = 0x08,
354 VDEC_AVCLevel13 = 0x10,
355 VDEC_AVCLevel2 = 0x20,
356 VDEC_AVCLevel21 = 0x40,
357 VDEC_AVCLevel22 = 0x80,
358 VDEC_AVCLevel3 = 0x100,
359 VDEC_AVCLevel31 = 0x200,
360 VDEC_AVCLevel32 = 0x400,
361 VDEC_AVCLevel4 = 0x800,
362 VDEC_AVCLevel41 = 0x1000,
363 VDEC_AVCLevel42 = 0x2000,
364 VDEC_AVCLevel5 = 0x4000,
365 VDEC_AVCLevel51 = 0x8000,
366 VDEC_AVCLevelKhronosExtensions = 0x6F000000,
367 VDEC_AVCLevelVendorStartUnused = 0x7F000000,
368 VDEC_AVCLevelMax = 0x7FFFFFFF
369};
370
371enum vdec_divx_profile {
372 VDEC_DIVXProfile_qMobile = 0x01,
373 VDEC_DIVXProfile_Mobile = 0x02,
374 VDEC_DIVXProfile_HD = 0x04,
375 VDEC_DIVXProfile_Handheld = 0x08,
376 VDEC_DIVXProfile_Portable = 0x10,
377 VDEC_DIVXProfile_HomeTheater = 0x20
378};
379
380enum vdec_xvid_profile {
381 VDEC_XVIDProfile_Simple = 0x1,
382 VDEC_XVIDProfile_Advanced_Realtime_Simple = 0x2,
383 VDEC_XVIDProfile_Advanced_Simple = 0x4
384};
385
386enum vdec_xvid_level {
387 VDEC_XVID_LEVEL_S_L0 = 0x1,
388 VDEC_XVID_LEVEL_S_L1 = 0x2,
389 VDEC_XVID_LEVEL_S_L2 = 0x4,
390 VDEC_XVID_LEVEL_S_L3 = 0x8,
391 VDEC_XVID_LEVEL_ARTS_L1 = 0x10,
392 VDEC_XVID_LEVEL_ARTS_L2 = 0x20,
393 VDEC_XVID_LEVEL_ARTS_L3 = 0x40,
394 VDEC_XVID_LEVEL_ARTS_L4 = 0x80,
395 VDEC_XVID_LEVEL_AS_L0 = 0x100,
396 VDEC_XVID_LEVEL_AS_L1 = 0x200,
397 VDEC_XVID_LEVEL_AS_L2 = 0x400,
398 VDEC_XVID_LEVEL_AS_L3 = 0x800,
399 VDEC_XVID_LEVEL_AS_L4 = 0x1000
400};
401
402enum vdec_h263profile {
403 VDEC_H263ProfileBaseline = 0x01,
404 VDEC_H263ProfileH320Coding = 0x02,
405 VDEC_H263ProfileBackwardCompatible = 0x04,
406 VDEC_H263ProfileISWV2 = 0x08,
407 VDEC_H263ProfileISWV3 = 0x10,
408 VDEC_H263ProfileHighCompression = 0x20,
409 VDEC_H263ProfileInternet = 0x40,
410 VDEC_H263ProfileInterlace = 0x80,
411 VDEC_H263ProfileHighLatency = 0x100,
412 VDEC_H263ProfileKhronosExtensions = 0x6F000000,
413 VDEC_H263ProfileVendorStartUnused = 0x7F000000,
414 VDEC_H263ProfileMax = 0x7FFFFFFF
415};
416
417enum vdec_h263level {
418 VDEC_H263Level10 = 0x01,
419 VDEC_H263Level20 = 0x02,
420 VDEC_H263Level30 = 0x04,
421 VDEC_H263Level40 = 0x08,
422 VDEC_H263Level45 = 0x10,
423 VDEC_H263Level50 = 0x20,
424 VDEC_H263Level60 = 0x40,
425 VDEC_H263Level70 = 0x80,
426 VDEC_H263LevelKhronosExtensions = 0x6F000000,
427 VDEC_H263LevelVendorStartUnused = 0x7F000000,
428 VDEC_H263LevelMax = 0x7FFFFFFF
429};
430
431enum vdec_wmv_format {
432 VDEC_WMVFormatUnused = 0x01,
433 VDEC_WMVFormat7 = 0x02,
434 VDEC_WMVFormat8 = 0x04,
435 VDEC_WMVFormat9 = 0x08,
436 VDEC_WMFFormatKhronosExtensions = 0x6F000000,
437 VDEC_WMFFormatVendorStartUnused = 0x7F000000,
438 VDEC_WMVFormatMax = 0x7FFFFFFF
439};
440
441enum vdec_vc1_profile {
442 VDEC_VC1ProfileSimple = 0x1,
443 VDEC_VC1ProfileMain = 0x2,
444 VDEC_VC1ProfileAdvanced = 0x4
445};
446
447enum vdec_vc1_level {
448 VDEC_VC1_LEVEL_S_Low = 0x1,
449 VDEC_VC1_LEVEL_S_Medium = 0x2,
450 VDEC_VC1_LEVEL_M_Low = 0x4,
451 VDEC_VC1_LEVEL_M_Medium = 0x8,
452 VDEC_VC1_LEVEL_M_High = 0x10,
453 VDEC_VC1_LEVEL_A_L0 = 0x20,
454 VDEC_VC1_LEVEL_A_L1 = 0x40,
455 VDEC_VC1_LEVEL_A_L2 = 0x80,
456 VDEC_VC1_LEVEL_A_L3 = 0x100,
457 VDEC_VC1_LEVEL_A_L4 = 0x200
458};
459
460struct vdec_profile_level {
461 uint32_t profiles;
462 uint32_t levels;
463};
464
465enum vdec_interlaced_format {
466 VDEC_InterlaceFrameProgressive = 0x1,
467 VDEC_InterlaceInterleaveFrameTopFieldFirst = 0x2,
468 VDEC_InterlaceInterleaveFrameBottomFieldFirst = 0x4
469};
470
471enum vdec_output_fromat {
472 VDEC_YUV_FORMAT_NV12 = 0x1,
473 VDEC_YUV_FORMAT_TILE_4x2 = 0x2
474};
475
476enum vdec_output_order {
477 VDEC_ORDER_DISPLAY = 0x1,
478 VDEC_ORDER_DECODE = 0x2
479};
480
481struct vdec_picsize {
482 uint32_t frame_width;
483 uint32_t frame_height;
484 uint32_t stride;
485 uint32_t scan_lines;
486};
487
488struct vdec_seqheader {
489 void __user *ptr_seqheader;
490 size_t seq_header_len;
491 int pmem_fd;
492 size_t pmem_offset;
493};
494
495struct vdec_mberror {
496 void __user *ptr_errormap;
497 size_t err_mapsize;
498};
499
500struct vdec_input_frameinfo {
501 void __user *bufferaddr;
502 size_t offset;
503 size_t datalen;
504 uint32_t flags;
505 int64_t timestamp;
506 void *client_data;
507 int pmem_fd;
508 size_t pmem_offset;
Deepika Pepakayalaa5ede602011-12-02 11:33:26 -0800509 void __user *desc_addr;
510 uint32_t desc_size;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700511};
512
513struct vdec_framesize {
514 uint32_t left;
515 uint32_t top;
516 uint32_t right;
517 uint32_t bottom;
518};
519
Arun Menond5a02972012-03-01 10:51:06 -0800520struct vdec_aspectratioinfo {
521 uint32_t aspect_ratio;
522 uint32_t par_width;
523 uint32_t par_height;
524};
525
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700526struct vdec_output_frameinfo {
527 void __user *bufferaddr;
528 size_t offset;
529 size_t len;
530 uint32_t flags;
531 int64_t time_stamp;
532 enum vdec_picture pic_type;
533 void *client_data;
534 void *input_frame_clientdata;
535 struct vdec_framesize framesize;
536 enum vdec_interlaced_format interlaced_format;
Arun Menond5a02972012-03-01 10:51:06 -0800537 struct vdec_aspectratioinfo aspect_ratio_info;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700538};
539
540union vdec_msgdata {
541 struct vdec_output_frameinfo output_frame;
542 void *input_frame_clientdata;
543};
544
545struct vdec_msginfo {
546 uint32_t status_code;
547 uint32_t msgcode;
548 union vdec_msgdata msgdata;
549 size_t msgdatasize;
550};
551
552struct vdec_framerate {
553 unsigned long fps_denominator;
554 unsigned long fps_numerator;
555};
556
557struct vdec_h264_mv{
558 size_t size;
559 int count;
560 int pmem_fd;
561 int offset;
562};
563
564struct vdec_mv_buff_size{
565 int width;
566 int height;
567 int size;
568 int alignment;
569};
570
571#endif /* end of macro _VDECDECODER_H_ */