blob: bda489f9f01739c4543ca9c2f99b1ede6a739a9f [file] [log] [blame]
Catalin Marinasf884b1c2007-07-12 16:10:22 +01001#ifndef __ASMARM_HWCAP_H
2#define __ASMARM_HWCAP_H
3
4/*
5 * HWCAP flags - for elf_hwcap (in kernel) and AT_HWCAP
6 */
7#define HWCAP_SWP 1
8#define HWCAP_HALF 2
9#define HWCAP_THUMB 4
10#define HWCAP_26BIT 8 /* Play it safe */
11#define HWCAP_FAST_MULT 16
12#define HWCAP_FPA 32
13#define HWCAP_VFP 64
14#define HWCAP_EDSP 128
15#define HWCAP_JAVA 256
16#define HWCAP_IWMMXT 512
17#define HWCAP_CRUNCH 1024
Catalin Marinasd7f864b2008-04-18 22:43:06 +010018#define HWCAP_THUMBEE 2048
Catalin Marinas2bedbdf2008-11-06 13:23:07 +000019#define HWCAP_NEON 4096
Catalin Marinasf884b1c2007-07-12 16:10:22 +010020
21#if defined(__KERNEL__) && !defined(__ASSEMBLY__)
22/*
23 * This yields a mask that user programs can use to figure out what
24 * instruction set this cpu supports.
25 */
26#define ELF_HWCAP (elf_hwcap)
27extern unsigned int elf_hwcap;
28#endif
29
30#endif