blob: cddfb8d386b927bce74e8b82e78a23aeaa83c04a [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 *
3 * Trampoline.S Derived from Setup.S by Linus Torvalds
4 *
5 * 4 Jan 1997 Michael Chastain: changed to gnu as.
Vivek Goyal90b1c202007-05-02 19:27:07 +02006 * 15 Sept 2005 Eric Biederman: 64bit PIC support
Linus Torvalds1da177e2005-04-16 15:20:36 -07007 *
8 * Entry: CS:IP point to the start of our code, we are
9 * in real mode with no stack, but the rest of the
10 * trampoline page to make our stack and everything else
11 * is a mystery.
12 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070013 * On entry to trampoline_data, the processor is in real mode
14 * with 16-bit addressing and 16-bit data. CS has some value
15 * and IP is zero. Thus, data addresses need to be absolute
16 * (no relocation) and are taken with regard to r_base.
17 *
Vivek Goyal90b1c202007-05-02 19:27:07 +020018 * With the addition of trampoline_level4_pgt this code can
19 * now enter a 64bit kernel that lives at arbitrary 64bit
20 * physical addresses.
21 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070022 * If you work on this file, check the object module with objdump
23 * --full-contents --reloc to make sure there are no relocation
Vivek Goyal90b1c202007-05-02 19:27:07 +020024 * entries.
Linus Torvalds1da177e2005-04-16 15:20:36 -070025 */
26
27#include <linux/linkage.h>
Jeremy Fitzhardinge0341c142009-02-13 11:14:01 -080028#include <asm/pgtable_types.h>
29#include <asm/page_types.h>
Vivek Goyal90b1c202007-05-02 19:27:07 +020030#include <asm/msr.h>
31#include <asm/segment.h>
Cyrill Gorcunov0a1e8862009-01-28 23:21:25 +030032#include <asm/processor-flags.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033
Jan Beulich121d7bf2007-10-17 18:04:37 +020034.section .rodata, "a", @progbits
Linus Torvalds1da177e2005-04-16 15:20:36 -070035
36.code16
37
38ENTRY(trampoline_data)
39r_base = .
Vivek Goyal90b1c202007-05-02 19:27:07 +020040 cli # We should be safe anyway
Cyrill Gorcunov0a1e8862009-01-28 23:21:25 +030041 wbinvd
Linus Torvalds1da177e2005-04-16 15:20:36 -070042 mov %cs, %ax # Code and data in the same place
43 mov %ax, %ds
Vivek Goyal90b1c202007-05-02 19:27:07 +020044 mov %ax, %es
45 mov %ax, %ss
Linus Torvalds1da177e2005-04-16 15:20:36 -070046
Linus Torvalds1da177e2005-04-16 15:20:36 -070047
48 movl $0xA5A5A5A5, trampoline_data - r_base
49 # write marker for master knows we're running
50
Vivek Goyal90b1c202007-05-02 19:27:07 +020051 # Setup stack
52 movw $(trampoline_stack_end - r_base), %sp
53
54 call verify_cpu # Verify the cpu supports long mode
Vivek Goyala4831e02007-05-02 19:27:08 +020055 testl %eax, %eax # Check for return code
56 jnz no_longmode
Vivek Goyal90b1c202007-05-02 19:27:07 +020057
58 mov %cs, %ax
59 movzx %ax, %esi # Find the 32bit trampoline location
60 shll $4, %esi
61
62 # Fixup the vectors
63 addl %esi, startup_32_vector - r_base
64 addl %esi, startup_64_vector - r_base
65 addl %esi, tgdt + 2 - r_base # Fixup the gdt pointer
66
Vivek Goyal983d5db2006-01-12 03:35:20 +010067 /*
68 * GDT tables in non default location kernel can be beyond 16MB and
69 * lgdt will not be able to load the address as in real mode default
70 * operand size is 16bit. Use lgdtl instead to force operand size
71 * to 32 bit.
72 */
73
Vivek Goyal90b1c202007-05-02 19:27:07 +020074 lidtl tidt - r_base # load idt with 0, 0
75 lgdtl tgdt - r_base # load gdt with whatever is appropriate
Linus Torvalds1da177e2005-04-16 15:20:36 -070076
Cyrill Gorcunov0a1e8862009-01-28 23:21:25 +030077 mov $X86_CR0_PE, %ax # protected mode (PE) bit
78 lmsw %ax # into protected mode
Vivek Goyal90b1c202007-05-02 19:27:07 +020079
80 # flush prefetch and jump to startup_32
81 ljmpl *(startup_32_vector - r_base)
82
83 .code32
84 .balign 4
85startup_32:
86 movl $__KERNEL_DS, %eax # Initialize the %ds segment register
87 movl %eax, %ds
88
Cyrill Gorcunov0a1e8862009-01-28 23:21:25 +030089 movl $X86_CR4_PAE, %eax
90 movl %eax, %cr4 # Enable PAE mode
Vivek Goyal90b1c202007-05-02 19:27:07 +020091
92 # Setup trampoline 4 level pagetables
93 leal (trampoline_level4_pgt - r_base)(%esi), %eax
94 movl %eax, %cr3
95
96 movl $MSR_EFER, %ecx
97 movl $(1 << _EFER_LME), %eax # Enable Long Mode
98 xorl %edx, %edx
99 wrmsr
100
Cyrill Gorcunov0a1e8862009-01-28 23:21:25 +0300101 # Enable paging and in turn activate Long Mode
102 # Enable protected mode
103 movl $(X86_CR0_PG | X86_CR0_PE), %eax
Vivek Goyal90b1c202007-05-02 19:27:07 +0200104 movl %eax, %cr0
105
106 /*
107 * At this point we're in long mode but in 32bit compatibility mode
108 * with EFER.LME = 1, CS.L = 0, CS.D = 1 (and in turn
109 * EFER.LMA = 1). Now we want to jump in 64bit mode, to do that we use
110 * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
111 */
112 ljmp *(startup_64_vector - r_base)(%esi)
113
114 .code64
115 .balign 4
116startup_64:
117 # Now jump into the kernel using virtual addresses
118 movq $secondary_startup_64, %rax
119 jmp *%rax
120
121 .code16
Vivek Goyal90b1c202007-05-02 19:27:07 +0200122no_longmode:
123 hlt
124 jmp no_longmode
Thomas Gleixnere0a84f62007-10-11 11:15:19 +0200125#include "verify_cpu_64.S"
Linus Torvalds1da177e2005-04-16 15:20:36 -0700126
127 # Careful these need to be in the same 64K segment as the above;
Vivek Goyal90b1c202007-05-02 19:27:07 +0200128tidt:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700129 .word 0 # idt limit = 0
130 .word 0, 0 # idt base = 0L
131
Vivek Goyal90b1c202007-05-02 19:27:07 +0200132 # Duplicate the global descriptor table
133 # so the kernel can live anywhere
134 .balign 4
135tgdt:
136 .short tgdt_end - tgdt # gdt limit
137 .long tgdt - r_base
138 .short 0
139 .quad 0x00cf9b000000ffff # __KERNEL32_CS
140 .quad 0x00af9b000000ffff # __KERNEL_CS
141 .quad 0x00cf93000000ffff # __KERNEL_DS
142tgdt_end:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700143
Vivek Goyal90b1c202007-05-02 19:27:07 +0200144 .balign 4
145startup_32_vector:
146 .long startup_32 - r_base
147 .word __KERNEL32_CS, 0
148
149 .balign 4
150startup_64_vector:
151 .long startup_64 - r_base
152 .word __KERNEL_CS, 0
153
154trampoline_stack:
155 .org 0x1000
156trampoline_stack_end:
157ENTRY(trampoline_level4_pgt)
158 .quad level3_ident_pgt - __START_KERNEL_map + _KERNPG_TABLE
159 .fill 510,8,0
160 .quad level3_kernel_pgt - __START_KERNEL_map + _KERNPG_TABLE
161
162ENTRY(trampoline_end)