blob: 517ed1b1b1600f4f7837e0c59279cd851bb10f74 [file] [log] [blame]
Paul Mackerras9b6b5632005-10-06 12:06:20 +10001/*
2 * Common prep/pmac/chrp boot and setup code.
3 */
4
Paul Mackerras9b6b5632005-10-06 12:06:20 +10005#include <linux/module.h>
6#include <linux/string.h>
7#include <linux/sched.h>
8#include <linux/init.h>
9#include <linux/kernel.h>
10#include <linux/reboot.h>
11#include <linux/delay.h>
12#include <linux/initrd.h>
13#include <linux/ide.h>
14#include <linux/tty.h>
15#include <linux/bootmem.h>
16#include <linux/seq_file.h>
17#include <linux/root_dev.h>
18#include <linux/cpu.h>
19#include <linux/console.h>
20
21#include <asm/residual.h>
22#include <asm/io.h>
23#include <asm/prom.h>
24#include <asm/processor.h>
25#include <asm/pgtable.h>
Paul Mackerras9b6b5632005-10-06 12:06:20 +100026#include <asm/setup.h>
27#include <asm/amigappc.h>
28#include <asm/smp.h>
29#include <asm/elf.h>
30#include <asm/cputable.h>
31#include <asm/bootx.h>
32#include <asm/btext.h>
33#include <asm/machdep.h>
34#include <asm/uaccess.h>
35#include <asm/system.h>
36#include <asm/pmac_feature.h>
37#include <asm/sections.h>
38#include <asm/nvram.h>
39#include <asm/xmon.h>
Kumar Gala6d7f58b2005-10-25 23:57:33 -050040#include <asm/time.h>
Benjamin Herrenschmidt463ce0e2005-11-23 17:56:06 +110041#include <asm/serial.h>
Benjamin Herrenschmidt51d30822005-11-23 17:57:25 +110042#include <asm/udbg.h>
Paul Mackerras9b6b5632005-10-06 12:06:20 +100043
Stephen Rothwell66ba1352005-11-09 11:01:06 +110044#include "setup.h"
45
Paul Mackerras03501da2005-10-26 17:11:18 +100046#define DBG(fmt...)
47
Paul Mackerras9b6b5632005-10-06 12:06:20 +100048#if defined CONFIG_KGDB
49#include <asm/kgdb.h>
50#endif
51
Paul Mackerras9b6b5632005-10-06 12:06:20 +100052extern void bootx_init(unsigned long r4, unsigned long phys);
53
Paul Mackerras9b6b5632005-10-06 12:06:20 +100054struct ide_machdep_calls ppc_ide_md;
55
Paul Mackerras80579e12005-10-27 22:42:04 +100056int boot_cpuid;
57EXPORT_SYMBOL_GPL(boot_cpuid);
58int boot_cpuid_phys;
59
Paul Mackerras9b6b5632005-10-06 12:06:20 +100060unsigned long ISA_DMA_THRESHOLD;
61unsigned int DMA_MODE_READ;
62unsigned int DMA_MODE_WRITE;
63
Paul Mackerrase574d232005-10-10 22:58:10 +100064int have_of = 1;
65
Paul Mackerras9b6b5632005-10-06 12:06:20 +100066#ifdef CONFIG_VGA_CONSOLE
67unsigned long vgacon_remap_base;
68#endif
69
Paul Mackerras9b6b5632005-10-06 12:06:20 +100070/*
71 * These are used in binfmt_elf.c to put aux entries on the stack
72 * for each elf executable being started.
73 */
74int dcache_bsize;
75int icache_bsize;
76int ucache_bsize;
77
Paul Mackerras9b6b5632005-10-06 12:06:20 +100078/*
79 * We're called here very early in the boot. We determine the machine
80 * type and call the appropriate low-level setup functions.
81 * -- Cort <cort@fsmlabs.com>
82 *
83 * Note that the kernel may be running at an address which is different
84 * from the address that it was linked at, so we must use RELOC/PTRRELOC
85 * to access static data (including strings). -- paulus
86 */
87unsigned long __init early_init(unsigned long dt_ptr)
88{
89 unsigned long offset = reloc_offset();
90
Paul Mackerrasdd1843432005-10-17 20:13:47 +100091 /* First zero the BSS -- use memset_io, some platforms don't have
92 * caches on yet */
Stephen Rothwellaf308372006-03-23 17:38:10 +110093 memset_io((void __iomem *)PTRRELOC(&__bss_start), 0, _end - __bss_start);
Paul Mackerrasdd1843432005-10-17 20:13:47 +100094
Paul Mackerras9b6b5632005-10-06 12:06:20 +100095 /*
96 * Identify the CPU type and fix up code sections
97 * that depend on which cpu we have.
98 */
99 identify_cpu(offset, 0);
100 do_cpu_ftr_fixups(offset);
101
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000102 return KERNELBASE + offset;
103}
104
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000105
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000106/*
107 * Find out what kind of machine we're on and save any data we need
108 * from the early boot process (devtree is copied on pmac by prom_init()).
109 * This is called very early on the boot process, after a minimal
110 * MMU environment has been set up but before MMU_init is called.
111 */
112void __init machine_init(unsigned long dt_ptr, unsigned long phys)
113{
Benjamin Herrenschmidt51d30822005-11-23 17:57:25 +1100114 /* If btext is enabled, we might have a BAT setup for early display,
115 * thus we do enable some very basic udbg output
116 */
117#ifdef CONFIG_BOOTX_TEXT
118 udbg_putc = btext_drawchar;
119#endif
120
121 /* Do some early initialization based on the flat device tree */
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000122 early_init_devtree(__va(dt_ptr));
123
Benjamin Herrenschmidte8222502006-03-28 23:15:54 +1100124 probe_machine();
Paul Mackerras35499c02005-10-22 16:02:39 +1000125
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000126#ifdef CONFIG_6xx
Paul Mackerrasa0652fc2006-03-27 15:03:03 +1100127 if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
128 cpu_has_feature(CPU_FTR_CAN_NAP))
129 ppc_md.power_save = ppc6xx_idle;
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000130#endif
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000131
132 if (ppc_md.progress)
133 ppc_md.progress("id mach(): done", 0x200);
134}
135
136#ifdef CONFIG_BOOKE_WDT
137/* Checks wdt=x and wdt_period=xx command-line option */
138int __init early_parse_wdt(char *p)
139{
140 if (p && strncmp(p, "0", 1) != 0)
141 booke_wdt_enabled = 1;
142
143 return 0;
144}
145early_param("wdt", early_parse_wdt);
146
147int __init early_parse_wdt_period (char *p)
148{
149 if (p)
150 booke_wdt_period = simple_strtoul(p, NULL, 0);
151
152 return 0;
153}
154early_param("wdt_period", early_parse_wdt_period);
155#endif /* CONFIG_BOOKE_WDT */
156
157/* Checks "l2cr=xxxx" command-line option */
158int __init ppc_setup_l2cr(char *str)
159{
160 if (cpu_has_feature(CPU_FTR_L2CR)) {
161 unsigned long val = simple_strtoul(str, NULL, 0);
162 printk(KERN_INFO "l2cr set to %lx\n", val);
163 _set_L2CR(0); /* force invalidate by disable cache */
164 _set_L2CR(val); /* and enable it */
165 }
166 return 1;
167}
168__setup("l2cr=", ppc_setup_l2cr);
169
170#ifdef CONFIG_GENERIC_NVRAM
171
172/* Generic nvram hooks used by drivers/char/gen_nvram.c */
173unsigned char nvram_read_byte(int addr)
174{
175 if (ppc_md.nvram_read_val)
176 return ppc_md.nvram_read_val(addr);
177 return 0xff;
178}
179EXPORT_SYMBOL(nvram_read_byte);
180
181void nvram_write_byte(unsigned char val, int addr)
182{
183 if (ppc_md.nvram_write_val)
184 ppc_md.nvram_write_val(addr, val);
185}
186EXPORT_SYMBOL(nvram_write_byte);
187
188void nvram_sync(void)
189{
190 if (ppc_md.nvram_sync)
191 ppc_md.nvram_sync();
192}
193EXPORT_SYMBOL(nvram_sync);
194
195#endif /* CONFIG_NVRAM */
196
197static struct cpu cpu_devices[NR_CPUS];
198
199int __init ppc_init(void)
200{
201 int i;
202
203 /* clear the progress line */
204 if ( ppc_md.progress ) ppc_md.progress(" ", 0xffff);
205
206 /* register CPU devices */
KAMEZAWA Hiroyuki0e551952006-03-28 14:50:51 -0800207 for_each_possible_cpu(i)
KAMEZAWA Hiroyuki76b67ed2006-06-27 02:53:41 -0700208 register_cpu(&cpu_devices[i], i);
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000209
210 /* call platform init */
211 if (ppc_md.init != NULL) {
212 ppc_md.init();
213 }
214 return 0;
215}
216
217arch_initcall(ppc_init);
218
219/* Warning, IO base is not yet inited */
220void __init setup_arch(char **cmdline_p)
221{
Michael Ellerman846f77b2006-05-17 18:00:45 +1000222 *cmdline_p = cmd_line;
223
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000224 /* so udelay does something sensible, assume <= 1000 bogomips */
225 loops_per_jiffy = 500000000 / HZ;
226
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000227 unflatten_device_tree();
David Woodhousea82765b2005-11-02 22:34:20 +0000228 check_for_initrd();
Benjamin Herrenschmidt463ce0e2005-11-23 17:56:06 +1100229
230 if (ppc_md.init_early)
231 ppc_md.init_early();
232
Benjamin Herrenschmidt463ce0e2005-11-23 17:56:06 +1100233 find_legacy_serial_ports();
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000234
Paul Mackerras5ad57072005-11-05 10:33:55 +1100235 smp_setup_cpu_maps();
236
Benjamin Herrenschmidt51d30822005-11-23 17:57:25 +1100237 /* Register early console */
238 register_early_udbg_console();
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000239
Michael Ellerman476792832006-10-03 14:12:08 +1000240 xmon_setup();
241
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000242#if defined(CONFIG_KGDB)
243 if (ppc_md.kgdb_map_scc)
244 ppc_md.kgdb_map_scc();
245 set_debug_traps();
246 if (strstr(cmd_line, "gdb")) {
247 if (ppc_md.progress)
248 ppc_md.progress("setup_arch: kgdb breakpoint", 0x4000);
249 printk("kgdb breakpoint activated\n");
250 breakpoint();
251 }
252#endif
253
254 /*
255 * Set cache line size based on type of cpu as a default.
256 * Systems with OF can look in the properties on the cpu node(s)
257 * for a possibly more accurate value.
258 */
259 if (cpu_has_feature(CPU_FTR_SPLIT_ID_CACHE)) {
260 dcache_bsize = cur_cpu_spec->dcache_bsize;
261 icache_bsize = cur_cpu_spec->icache_bsize;
262 ucache_bsize = 0;
263 } else
264 ucache_bsize = dcache_bsize = icache_bsize
265 = cur_cpu_spec->dcache_bsize;
266
267 /* reboot on panic */
268 panic_timeout = 180;
269
Kumar Gala7e990262006-05-05 00:02:08 -0500270 if (ppc_md.panic)
271 setup_panic();
272
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000273 init_mm.start_code = PAGE_OFFSET;
274 init_mm.end_code = (unsigned long) _etext;
275 init_mm.end_data = (unsigned long) _edata;
Paul Mackerras49b09852005-11-10 15:53:40 +1100276 init_mm.brk = klimit;
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000277
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000278 /* set up the bootmem stuff with available memory */
279 do_init_bootmem();
280 if ( ppc_md.progress ) ppc_md.progress("setup_arch: bootmem", 0x3eab);
281
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000282#ifdef CONFIG_DUMMY_CONSOLE
283 conswitchp = &dummy_con;
284#endif
285
286 ppc_md.setup_arch();
287 if ( ppc_md.progress ) ppc_md.progress("arch: exit", 0x3eab);
288
289 paging_init();
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000290}