| Linus Torvalds | 1da177e | 2005-04-16 15:20:36 -0700 | [diff] [blame] | 1 | /* |
| 2 | * include/asm-ppc/gg2.h -- VLSI VAS96011/12 `Golden Gate 2' register definitions |
| 3 | * |
| 4 | * Copyright (C) 1997 Geert Uytterhoeven |
| 5 | * |
| 6 | * This file is based on the following documentation: |
| 7 | * |
| 8 | * The VAS96011/12 Chipset, Data Book, Edition 1.0 |
| 9 | * VLSI Technology, Inc. |
| 10 | * |
| 11 | * This file is subject to the terms and conditions of the GNU General Public |
| 12 | * License. See the file COPYING in the main directory of this archive |
| 13 | * for more details. |
| 14 | */ |
| 15 | |
| 16 | #ifndef _ASMPPC_GG2_H |
| 17 | #define _ASMPPC_GG2_H |
| 18 | |
| 19 | /* |
| 20 | * Memory Map (CHRP mode) |
| 21 | */ |
| 22 | |
| 23 | #define GG2_PCI_MEM_BASE 0xc0000000 /* Peripheral memory space */ |
| 24 | #define GG2_ISA_MEM_BASE 0xf7000000 /* Peripheral memory alias */ |
| 25 | #define GG2_ISA_IO_BASE 0xf8000000 /* Peripheral I/O space */ |
| 26 | #define GG2_PCI_CONFIG_BASE 0xfec00000 /* PCI configuration space */ |
| 27 | #define GG2_INT_ACK_SPECIAL 0xfec80000 /* Interrupt acknowledge and */ |
| 28 | /* special PCI cycles */ |
| 29 | #define GG2_ROM_BASE0 0xff000000 /* ROM bank 0 */ |
| 30 | #define GG2_ROM_BASE1 0xff800000 /* ROM bank 1 */ |
| 31 | |
| 32 | |
| 33 | /* |
| 34 | * GG2 specific PCI Registers |
| 35 | */ |
| 36 | |
| 37 | extern void __iomem *gg2_pci_config_base; /* kernel virtual address */ |
| 38 | |
| 39 | #define GG2_PCI_BUSNO 0x40 /* Bus number */ |
| 40 | #define GG2_PCI_SUBBUSNO 0x41 /* Subordinate bus number */ |
| 41 | #define GG2_PCI_DISCCTR 0x42 /* Disconnect counter */ |
| 42 | #define GG2_PCI_PPC_CTRL 0x50 /* PowerPC interface control register */ |
| 43 | #define GG2_PCI_ADDR_MAP 0x5c /* Address map */ |
| 44 | #define GG2_PCI_PCI_CTRL 0x60 /* PCI interface control register */ |
| 45 | #define GG2_PCI_ROM_CTRL 0x70 /* ROM interface control register */ |
| 46 | #define GG2_PCI_ROM_TIME 0x74 /* ROM timing */ |
| 47 | #define GG2_PCI_CC_CTRL 0x80 /* Cache controller control register */ |
| 48 | #define GG2_PCI_DRAM_BANK0 0x90 /* Control register for DRAM bank #0 */ |
| 49 | #define GG2_PCI_DRAM_BANK1 0x94 /* Control register for DRAM bank #1 */ |
| 50 | #define GG2_PCI_DRAM_BANK2 0x98 /* Control register for DRAM bank #2 */ |
| 51 | #define GG2_PCI_DRAM_BANK3 0x9c /* Control register for DRAM bank #3 */ |
| 52 | #define GG2_PCI_DRAM_BANK4 0xa0 /* Control register for DRAM bank #4 */ |
| 53 | #define GG2_PCI_DRAM_BANK5 0xa4 /* Control register for DRAM bank #5 */ |
| 54 | #define GG2_PCI_DRAM_TIME0 0xb0 /* Timing parameters set #0 */ |
| 55 | #define GG2_PCI_DRAM_TIME1 0xb4 /* Timing parameters set #1 */ |
| 56 | #define GG2_PCI_DRAM_CTRL 0xc0 /* DRAM control */ |
| 57 | #define GG2_PCI_ERR_CTRL 0xd0 /* Error control register */ |
| 58 | #define GG2_PCI_ERR_STATUS 0xd4 /* Error status register */ |
| 59 | /* Cleared when read */ |
| 60 | |
| 61 | #endif /* _ASMPPC_GG2_H */ |