blob: 93cc6a4fb92ef26733d332018e9f9b302de4d0c0 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001menu "DMA support"
2
Manuel Laussfc467a22007-05-09 17:36:15 +09003config SH_DMA_API
4 bool
Linus Torvalds1da177e2005-04-16 15:20:36 -07005
Manuel Laussfc467a22007-05-09 17:36:15 +09006config SH_DMA
7 bool "SuperH on-chip DMA controller (DMAC) support"
Paul Mundt3e767832007-07-20 14:23:04 +09008 depends on CPU_SH3 || CPU_SH4
Manuel Laussfc467a22007-05-09 17:36:15 +09009 select SH_DMA_API
10 default n
Linus Torvalds1da177e2005-04-16 15:20:36 -070011
12config NR_ONCHIP_DMA_CHANNELS
13 depends on SH_DMA
14 int "Number of on-chip DMAC channels"
Paul Mundt5283ecb2006-09-27 15:59:17 +090015 default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R
16 default "12" if CPU_SUBTYPE_SH7780
Linus Torvalds1da177e2005-04-16 15:20:36 -070017 default "4"
18 help
19 This allows you to specify the number of channels that the on-chip
20 DMAC supports. This will be 4 for SH7750/SH7751 and 8 for the
21 SH7750R/SH7751R.
22
23config NR_DMA_CHANNELS_BOOL
24 depends on SH_DMA
25 bool "Override default number of maximum DMA channels"
26 help
27 This allows you to forcibly update the maximum number of supported
28 DMA channels for a given board. If this is unset, this will default
29 to the number of channels that the on-chip DMAC has.
30
31config NR_DMA_CHANNELS
32 int "Maximum number of DMA channels"
33 depends on SH_DMA && NR_DMA_CHANNELS_BOOL
34 default NR_ONCHIP_DMA_CHANNELS
35 help
36 This allows you to specify the maximum number of DMA channels to
37 support. Setting this to a higher value allows for cascading DMACs
38 with additional channels.
39
Manuel Laussfc467a22007-05-09 17:36:15 +090040config SH_DMABRG
41 bool "SH7760 DMABRG support"
42 depends on CPU_SUBTYPE_SH7760
43 help
44 The DMABRG does data transfers from main memory to Audio/USB units
45 of the SH7760.
46 Say Y if you want to use Audio/USB DMA on your SH7760 board.
47
Linus Torvalds1da177e2005-04-16 15:20:36 -070048endmenu