Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_htc_msm8960 / 49173444ac7c46d549c24fabb79ae0601265f46f / . / arch / arm / boot / dts / msm8974.dtsi
blob: 70c85c697363b6842c4dca4dbac6e5e8e002272e [file] [log] [blame]
Sathish Ambley9d69ac32012-03-21 10:28:26 -0700[diff] [blame]1/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.
2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]12
13/include/ "skeleton.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]14/include/ "msm8974_pm.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]15/include/ "msm8974-iommu.dtsi"
Kevin Chan350b6932012-08-01 02:21:00 -0700[diff] [blame]16/include/ "msm8974-camera.dtsi"
Matt Wagantallfc727212012-01-06 18:18:25 -0800[diff] [blame]17/include/ "msm-gdsc.dtsi"
Olav Haugan49173442012-08-01 13:23:18 -0700[diff] [blame^]18/include/ "msm8974-ion.dtsi"
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]19/include/ "msm8974-gpu.dtsi"
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]20
21/ {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]22 model = "Qualcomm MSM 8974";
23 compatible = "qcom,msm8974";
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]24 interrupt-parent = <&intc>;
25
26 intc: interrupt-controller@F9000000 {
27 compatible = "qcom,msm-qgic2";
28 interrupt-controller;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]29 #interrupt-cells = <3>;
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]30 reg = <0xF9000000 0x1000>,
31 <0xF9002000 0x1000>;
32 };
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]33
Sathish Ambleye046b242012-04-09 12:38:05 -0700[diff] [blame]34 msmgpio: gpio@fd510000 {
Michael Bohan0425f6f2012-01-17 14:36:39 -0800[diff] [blame]35 compatible = "qcom,msm-gpio";
36 interrupt-controller;
37 #interrupt-cells = <2>;
Sathish Ambleye046b242012-04-09 12:38:05 -0700[diff] [blame]38 reg = <0xfd510000 0x4000>;
39 #gpio-cells = <2>;
Michael Bohan0425f6f2012-01-17 14:36:39 -0800[diff] [blame]40 };
41
Sathish Ambley098f9bd2011-11-09 16:32:53 -0800[diff] [blame]42 timer {
Sathish Ambley2f27a172012-03-16 10:46:28 -0700[diff] [blame]43 compatible = "qcom,msm-qtimer", "arm,armv7-timer";
Sathish Ambleyddd099e2012-04-25 13:24:47 -0700[diff] [blame]44 interrupts = <1 2 0 1 3 0>;
Sathish Ambley2f27a172012-03-16 10:46:28 -0700[diff] [blame]45 clock-frequency = <19200000>;
Sathish Ambley098f9bd2011-11-09 16:32:53 -0800[diff] [blame]46 };
47
Praneeth Paladugu4b73ec82012-02-08 12:55:59 -0800[diff] [blame]48 qcom,vidc@fdc00000 {
49 compatible = "qcom,msm-vidc";
50 reg = <0xfdc00000 0xff000>;
51 interrupts = <0 44 0>;
Vinay Kalia68398a42012-06-22 18:36:12 -0700[diff] [blame]52 vidc-cp-map = <0x1000000 0x40000000>;
53 vidc-ns-map = <0x40000000 0x40000000>;
Vinay Kalia40680aa2012-07-23 12:45:39 -0700[diff] [blame]54 load-freq-tbl = <979200 410000000>,
55 <560145 266670000>,
56 <421161 200000000>,
57 <243000 133330000>,
58 <108000 100000000>,
59 <36000 50000000>;
Praneeth Paladugu4b73ec82012-02-08 12:55:59 -0800[diff] [blame]60 };
61
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]62 serial@f991f000 {
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]63 compatible = "qcom,msm-lsuart-v14";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]64 reg = <0xf991f000 0x1000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]65 interrupts = <0 109 0>;
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]66 };
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]67
Sathish Ambley9d69ac32012-03-21 10:28:26 -0700[diff] [blame]68 serial@f995e000 {
69 compatible = "qcom,msm-lsuart-v14";
70 reg = <0xf995e000 0x1000>;
71 interrupts = <0 114 0>;
72 };
73
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]74 usb@f9a55000 {
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]75 compatible = "qcom,hsusb-otg";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]76 reg = <0xf9a55000 0x400>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]77 interrupts = <0 134 0>;
Michael Bohane66a3a92012-03-26 12:47:28 -0700[diff] [blame]78 HSUSB_VDDCX-supply = <&pm8841_s2>;
79 HSUSB_1p8-supply = <&pm8941_l6>;
80 HSUSB_3p3-supply = <&pm8941_l24>;
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]81
82 qcom,hsusb-otg-phy-type = <2>;
83 qcom,hsusb-otg-mode = <1>;
84 qcom,hsusb-otg-otg-control = <1>;
85 };
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]86
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]87 qcom,sdcc@f9824000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]88 cell-index = <1>; /* SDC1 eMMC slot */
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]89 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]90 reg = <0xf9824000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]91 reg-names = "core_mem";
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]92 interrupts = <0 123 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]93 interrupt-names = "core_irq";
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +0530[diff] [blame]94 vdd-supply = <&pm8941_l20>;
95 vdd-io-supply = <&pm8941_s3>;
96
97 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
98 qcom,sdcc-vdd-current_level = <800 500000>;
99
100 qcom,sdcc-vdd-io-always_on;
101 qcom,sdcc-vdd-io-voltage_level = <1800000 1800000>;
102 qcom,sdcc-vdd-io-current_level = <250 154000>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]103
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]104 qcom,sdcc-pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
105 qcom,sdcc-pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
106 qcom,sdcc-pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
107 qcom,sdcc-pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
108
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]109 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
110 qcom,sdcc-sup-voltages = <2950 2950>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]111 qcom,sdcc-bus-width = <8>;
112 qcom,sdcc-nonremovable;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]113 qcom,sdcc-bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]114 };
115
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]116 qcom,sdcc@f98a4000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]117 cell-index = <2>; /* SDC2 SD card slot */
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]118 compatible = "qcom,msm-sdcc";
119 reg = <0xf98a4000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]120 reg-names = "core_mem";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]121 interrupts = <0 125 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]122 interrupt-names = "core_irq";
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +0530[diff] [blame]123 vdd-supply = <&pm8941_l21>;
124 vdd-io-supply = <&pm8941_l13>;
125
126 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
127 qcom,sdcc-vdd-current_level = <9000 800000>;
128
129 qcom,sdcc-vdd-io-always_on;
130 qcom,sdcc-vdd-io-lpm_sup;
131 qcom,sdcc-vdd-io-voltage_level = <1800000 2950000>;
132 qcom,sdcc-vdd-io-current_level = <6 22000>;
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]133
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]134 qcom,sdcc-pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
135 qcom,sdcc-pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
136 qcom,sdcc-pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
137 qcom,sdcc-pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
138
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]139 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
140 qcom,sdcc-sup-voltages = <2950 2950>;
141 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]142 qcom,sdcc-xpc;
143 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
144 qcom,sdcc-current-limit = <800>;
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]145 };
146
147 qcom,sdcc@f9864000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]148 cell-index = <3>; /* SDC3 SDIO slot */
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]149 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]150 reg = <0xf9864000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]151 reg-names = "core_mem";
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]152 interrupts = <0 127 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]153 interrupt-names = "core_irq";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]154
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]155 gpios = <&msmgpio 40 0>, /* CLK */
156 <&msmgpio 39 0>, /* CMD */
157 <&msmgpio 38 0>, /* DATA0 */
158 <&msmgpio 37 0>, /* DATA1 */
159 <&msmgpio 36 0>, /* DATA2 */
160 <&msmgpio 35 0>; /* DATA3 */
161 qcom,sdcc-gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";
162
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]163 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
164 qcom,sdcc-sup-voltages = <1800 1800>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]165 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]166 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530[diff] [blame]167 status = "disable";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]168 };
169
170 qcom,sdcc@f98e4000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]171 cell-index = <4>; /* SDC4 SDIO slot */
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]172 compatible = "qcom,msm-sdcc";
173 reg = <0xf98e4000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]174 reg-names = "core_mem";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]175 interrupts = <0 129 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]176 interrupt-names = "core_irq";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]177
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]178 gpios = <&msmgpio 93 0>, /* CLK */
179 <&msmgpio 91 0>, /* CMD */
180 <&msmgpio 96 0>, /* DATA0 */
181 <&msmgpio 95 0>, /* DATA1 */
182 <&msmgpio 94 0>, /* DATA2 */
183 <&msmgpio 92 0>; /* DATA3 */
184 qcom,sdcc-gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";
185
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]186 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
187 qcom,sdcc-sup-voltages = <1800 1800>;
188 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]189 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530[diff] [blame]190 status = "disable";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]191 };
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]192
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]193 qcom,sps@f9980000 {
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]194 compatible = "qcom,msm_sps";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]195 reg = <0xf9984000 0x15000>,
196 <0xf9999000 0xb000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]197 interrupts = <0 94 0>;
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]198
199 qcom,bam-dma-res-pipes = <6>;
200 };
201
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700[diff] [blame]202
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700[diff] [blame]203 spi@f9924000 {
204 compatible = "qcom,spi-qup-v2";
205 reg = <0xf9924000 0x1000>;
Michael Bohan857c8ac2012-01-23 16:57:34 -0800[diff] [blame]206 interrupts = <0 96 0>;
Vikram Mulukutla703e5722012-05-24 21:53:40 -0700[diff] [blame]207 spi-max-frequency = <25000000>;
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700[diff] [blame]208 };
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]209
Sagar Dhariaa316a962012-03-21 16:13:22 -0600[diff] [blame]210 slim@fe12f000 {
211 cell-index = <1>;
212 compatible = "qcom,slim-msm";
213 reg = <0xfe12f000 0x35000>,
214 <0xfe104000 0x20000>;
215 reg-names = "slimbus_physical", "slimbus_bam_physical";
216 interrupts = <0 163 0 0 164 0>;
217 interrupt-names = "slimbus_irq", "slimbus_bam_irq";
218 qcom,min-clk-gear = <10>;
219 };
220
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]221 spmi_bus: qcom,spmi@fc4c0000 {
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]222 cell-index = <0>;
223 compatible = "qcom,spmi-pmic-arb";
224 reg = <0xfc4cf000 0x1000>,
225 <0Xfc4cb000 0x1000>;
226 /* 190,ee0_krait_hlos_spmi_periph_irq */
227 /* 187,channel_0_krait_hlos_trans_done_irq */
228 interrupts = <0 190 0 0 187 0>;
229 qcom,pmic-arb-ee = <0>;
230 qcom,pmic-arb-channel = <0>;
Gilad Avidova11c0b52012-02-15 15:30:49 -0700[diff] [blame]231 qcom,pmic-arb-ppid-map = <0x13000000>, /* PM8941_LDO1 */
232 <0x13100001>, /* PM8941_LDO2 */
233 <0x13200002>, /* PM8941_LDO3 */
234 <0x13300003>, /* PM8941_LDO4 */
235 <0x13400004>, /* PM8941_LDO5 */
236 <0x13500005>, /* PM8941_LDO6 */
237 <0x13600006>, /* PM8941_LDO7 */
238 <0x13700007>, /* PM8941_LDO8 */
239 <0x13800008>, /* PM8941_LDO9 */
240 <0x13900009>, /* PM8941_LDO10 */
241 <0x13a0000a>, /* PM8941_LDO11 */
242 <0x13b0000b>, /* PM8941_LDO12 */
243 <0x13c0000c>, /* PM8941_LDO13 */
244 <0x13d0000d>, /* PM8941_LDO14 */
245 <0x13e0000e>, /* PM8941_LDO15 */
246 <0x13f0000f>, /* PM8941_LDO16 */
247 <0x14000010>, /* PM8941_LDO17 */
248 <0x14100011>, /* PM8941_LDO18 */
249 <0x14200012>, /* PM8941_LDO19 */
250 <0x14300013>, /* PM8941_LDO20 */
251 <0x14400014>, /* PM8941_LDO21 */
252 <0x14500015>, /* PM8941_LDO22 */
253 <0x14600016>, /* PM8941_LDO23 */
254 <0x14700017>, /* PM8941_LDO24 */
255 <0x14800018>, /* PM8941_LDO25 */
256 <0x14900019>, /* PM8941_LDO26 */
257 <0x0c00001a>, /* PM8941_GPIO1 */
258 <0x0c10001b>, /* PM8941_GPIO2 */
259 <0x0c20001c>, /* PM8941_GPIO3 */
260 <0x0c30001d>, /* PM8941_GPIO4 */
261 <0x0c40001e>, /* PM8941_GPIO5 */
262 <0x0c50001f>, /* PM8941_GPIO6 */
263 <0x0c600020>, /* PM8941_GPIO7 */
264 <0x0c700021>, /* PM8941_GPIO8 */
265 <0x0c800022>, /* PM8941_GPIO9 */
266 <0x0c900023>, /* PM8941_GPIO10 */
267 <0x0ca00024>, /* PM8941_GPIO11 */
268 <0x0cb00025>, /* PM8941_GPIO12 */
269 <0x0cc00026>, /* PM8941_GPIO13 */
270 <0x0cd00027>, /* PM8941_GPIO14 */
271 <0x0ce00028>, /* PM8941_GPIO15 */
272 <0x0cf00029>, /* PM8941_GPIO16 */
273 <0x0d00002a>, /* PM8941_GPIO17 */
274 <0x0d10002b>, /* PM8941_GPIO18 */
275 <0x0d20002c>, /* PM8941_GPIO19 */
276 <0x0d30002d>, /* PM8941_GPIO20 */
277 <0x0d40002e>, /* PM8941_GPIO21 */
278 <0x0d50002f>, /* PM8941_GPIO22 */
279 <0x0d600030>, /* PM8941_GPIO23 */
280 <0x0d700031>, /* PM8941_GPIO24 */
281 <0x0d800032>, /* PM8941_GPIO25 */
282 <0x0d900033>, /* PM8941_GPIO26 */
283 <0x0da00034>, /* PM8941_GPIO27 */
284 <0x0db00035>, /* PM8941_GPIO28 */
285 <0x0dc00036>, /* PM8941_GPIO29 */
286 <0x0dd00037>, /* PM8941_GPIO30 */
287 <0x0de00038>, /* PM8941_GPIO31 */
288 <0x0df00039>, /* PM8941_GPIO32 */
289 <0x0e00003a>, /* PM8941_GPIO33 */
290 <0x0e10003b>, /* PM8941_GPIO34 */
291 <0x0e20003c>, /* PM8941_GPIO35 */
292 <0x0e30003d>, /* PM8941_GPIO36 */
293 <0x0280003e>, /* COINCELL */
294 <0x0100003f>, /* SMBC_OVP */
295 <0x01100040>, /* SMBC_CHG */
296 <0x01200041>, /* SMBC_BIF */
297 <0x00500042>, /* INTERRUPT */
298 <0x00100043>, /* PM8941_0 */
299 <0x20100044>, /* PM8841_0 */
300 <0x10100045>, /* PM8941_1 */
301 <0x30100046>, /* PM8841_1 */
302 <0x00800047>, /* PON0 */
303 <0x20800048>, /* PON1 */
304 <0x11000049>, /* PM8941_SMPS1 */
305 <0x1110004a>, /* PM8941_SMPS2 */
306 <0x1120004b>, /* PM8941_SMPS3 */
307 <0x3100004c>, /* PM8841_SMPS1 */
308 <0x3110004d>, /* PM8841_SMPS2 */
309 <0x3120004e>, /* PM8841_SMPS3 */
310 <0x3130004f>, /* PM8841_SMPS4 */
311 <0x31400050>, /* PM8841_SMPS5 */
312 <0x31500051>, /* PM8841_SMPS6 */
313 <0x31600052>, /* PM8841_SMPS7 */
314 <0x31700053>, /* PM8841_SMPS8 */
315 <0x05000054>, /* SHARED_XO */
316 <0x05100055>, /* BB_CLK1 */
317 <0x05200056>, /* BB_CLK2 */
318 <0x05900057>, /* SLEEP_CLK */
319 <0x07000058>, /* PBS_CORE */
320 <0x07100059>, /* PBS_CLIENT1 */
321 <0x0720005a>; /* PBS_CLIENT2 */
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]322 };
Sagar Dharia218edb92012-01-15 18:03:01 -0700[diff] [blame]323
324 i2c@f9966000 {
325 cell-index = <0>;
326 compatible = "qcom,i2c-qup";
327 reg = <0Xf9966000 0x1000>;
328 reg-names = "qup_phys_addr";
329 interrupts = <0 104 0>;
330 interrupt-names = "qup_err_intr";
331 qcom,i2c-bus-freq = <100000>;
332 qcom,i2c-src-freq = <24000000>;
333 };
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800[diff] [blame]334
Matt Wagantall48523022012-04-23 13:28:42 -0700[diff] [blame]335 qcom,acpuclk@f9000000 {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]336 compatible = "qcom,acpuclk-8974";
Matt Wagantallbf9eb2c2012-05-31 09:44:22 -0700[diff] [blame]337 krait0-supply = <&krait0_vreg>;
338 krait1-supply = <&krait1_vreg>;
339 krait2-supply = <&krait2_vreg>;
340 krait3-supply = <&krait3_vreg>;
David Collins1c91ea72012-05-03 16:17:35 -0700[diff] [blame]341 krait0_mem-supply = <&pm8841_s1_ao>;
342 krait1_mem-supply = <&pm8841_s1_ao>;
343 krait2_mem-supply = <&pm8841_s1_ao>;
344 krait3_mem-supply = <&pm8841_s1_ao>;
345 krait0_dig-supply = <&pm8841_s2_corner_ao>;
346 krait1_dig-supply = <&pm8841_s2_corner_ao>;
347 krait2_dig-supply = <&pm8841_s2_corner_ao>;
348 krait3_dig-supply = <&pm8841_s2_corner_ao>;
Matt Wagantall337cdb72012-06-29 12:07:27 -0700[diff] [blame]349 krait0_hfpll_a-supply = <&pm8941_s2_ao>;
350 krait1_hfpll_a-supply = <&pm8941_s2_ao>;
351 krait2_hfpll_a-supply = <&pm8941_s2_ao>;
352 krait3_hfpll_a-supply = <&pm8941_s2_ao>;
353 l2_hfpll_a-supply = <&pm8941_s2_ao>;
354 krait0_hfpll_b-supply = <&pm8941_l12_ao>;
355 krait1_hfpll_b-supply = <&pm8941_l12_ao>;
356 krait2_hfpll_b-supply = <&pm8941_l12_ao>;
357 krait3_hfpll_b-supply = <&pm8941_l12_ao>;
358 l2_hfpll_b-supply = <&pm8941_l12_ao>;
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800[diff] [blame]359 };
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200[diff] [blame]360
361 qcom,ssusb@F9200000 {
362 compatible = "qcom,dwc-usb3-msm";
Manu Gautam8c642812012-06-07 10:35:10 +0530[diff] [blame]363 reg = <0xF9200000 0xFA000>;
Manu Gautam17206c22012-06-21 10:17:53 +0530[diff] [blame]364 interrupts = <0 131 0 0 179 0>;
365 interrupt-names = "irq", "otg_irq";
Manu Gautam60e01352012-05-29 09:00:34 +0530[diff] [blame]366 SSUSB_VDDCX-supply = <&pm8841_s2>;
367 SSUSB_1p8-supply = <&pm8941_l6>;
368 HSUSB_VDDCX-supply = <&pm8841_s2>;
369 HSUSB_1p8-supply = <&pm8941_l6>;
370 HSUSB_3p3-supply = <&pm8941_l24>;
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200[diff] [blame]371 qcom,dwc-usb3-msm-dbm-eps = <4>;
372 };
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]373
Matt Wagantallfc727212012-01-06 18:18:25 -0800[diff] [blame]374 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
375 parent-supply = <&pm8841_s4>;
376 };
377
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]378 qcom,lpass@fe200000 {
379 compatible = "qcom,pil-q6v5-lpass";
380 reg = <0xfe200000 0x00100>,
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]381 <0xfd485100 0x00010>;
382
Matt Wagantall6e6b8cd2012-05-24 12:42:24 -0700[diff] [blame]383 qcom,firmware-name = "adsp";
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]384 };
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800[diff] [blame]385
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]386 qcom,msm-pcm {
387 compatible = "qcom,msm-pcm-dsp";
388 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]389
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]390 qcom,msm-pcm-routing {
391 compatible = "qcom,msm-pcm-routing";
392 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]393
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]394 qcom,msm-pcm-lpa {
395 compatible = "qcom,msm-pcm-lpa";
396 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]397
Harmandeep Singha3453a72012-07-03 12:31:09 -0700[diff] [blame]398 qcom,msm-compr-dsp {
399 compatible = "qcom,msm-compr-dsp";
400 };
401
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]402 qcom,msm-voip-dsp {
403 compatible = "qcom,msm-voip-dsp";
404 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]405
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]406 qcom,msm-stub-codec {
407 compatible = "qcom,msm-stub-codec";
408 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]409
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]410 qcom,msm-dai-fe {
411 compatible = "qcom,msm-dai-fe";
412 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]413
Joonwoo Park6572ac52012-07-10 17:17:00 -0700[diff] [blame]414 qcom,msm-dai-q6 {
415 compatible = "qcom,msm-dai-q6";
416 qcom,msm-dai-q6-sb-0-rx {
417 compatible = "qcom,msm-dai-q6-dev";
418 qcom,msm-dai-q6-dev-id = <16384>;
419 };
420
421 qcom,msm-dai-q6-sb-0-tx {
422 compatible = "qcom,msm-dai-q6-dev";
423 qcom,msm-dai-q6-dev-id = <16385>;
424 };
425 };
426
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]427 qcom,msm-auxpcm {
428 compatible = "qcom,msm-auxpcm-resource";
429 qcom,msm-cpudai-auxpcm-clk = "pcm_clk";
430 qcom,msm-cpudai-auxpcm-mode = <0>;
431 qcom,msm-cpudai-auxpcm-sync = <1>;
432 qcom,msm-cpudai-auxpcm-frame = <5>;
433 qcom,msm-cpudai-auxpcm-quant = <2>;
434 qcom,msm-cpudai-auxpcm-slot = <1>;
435 qcom,msm-cpudai-auxpcm-data = <0>;
436 qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>;
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]437
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]438 qcom,msm-auxpcm-rx {
439 qcom,msm-auxpcm-dev-id = <4106>;
440 compatible = "qcom,msm-auxpcm-dev";
441 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]442
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]443 qcom,msm-auxpcm-tx {
444 qcom,msm-auxpcm-dev-id = <4107>;
445 compatible = "qcom,msm-auxpcm-dev";
446 };
447 };
448
449 qcom,msm-pcm-hostless {
450 compatible = "qcom,msm-pcm-hostless";
451 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]452
Phani Kumar Uppalapati8b3a1bb2012-06-26 19:56:58 -0700[diff] [blame]453 qcom,msm-ocmem-audio {
454 compatible = "qcom,msm-ocmem-audio";
455 qcom,msm-ocmem-audio-src-id = <11>;
456 qcom,msm-ocmem-audio-dst-id = <604>;
457 qcom,msm-ocmem-audio-ab = <32505856>;
458 qcom,msm-ocmem-audio-ib = <32505856>;
459 };
460
Matt Wagantall4e2599e2012-03-21 22:31:35 -0700[diff] [blame]461 qcom,mss@fc880000 {
462 compatible = "qcom,pil-q6v5-mss";
463 reg = <0xfc880000 0x100>,
464 <0xfd485000 0x400>,
465 <0xfc820000 0x020>,
466 <0xfc401680 0x004>;
467 vdd_mss-supply = <&pm8841_s3>;
468
469 qcom,firmware-name = "mba";
470 qcom,pil-self-auth = <1>;
471 };
472
Matt Wagantalle6e00d52012-03-08 17:39:07 -0800[diff] [blame]473 qcom,mba@fc820000 {
474 compatible = "qcom,pil-mba";
475 reg = <0xfc820000 0x0020>,
476 <0x0d1fc000 0x4000>;
477
478 qcom,firmware-name = "modem";
479 qcom,depends-on = "mba";
480 };
481
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800[diff] [blame]482 qcom,pronto@fb21b000 {
483 compatible = "qcom,pil-pronto";
484 reg = <0xfb21b000 0x3000>,
485 <0xfc401700 0x4>,
486 <0xfd485300 0xc>;
487 vdd_pronto_pll-supply = <&pm8941_l12>;
488
489 qcom,firmware-name = "wcnss";
490 };
Naveen Ramaraj51f5e8b2012-04-09 15:58:40 -0700[diff] [blame]491
492 qcom,ocmem@fdd00000 {
Naveen Ramaraj94455a42012-07-05 16:01:40 -0700[diff] [blame]493 compatible = "qcom,msm-ocmem";
494 reg = <0xfdd00000 0x2000>,
495 <0xfdd02000 0x2000>,
496 <0xfe039000 0x400>,
497 <0xfec00000 0x180000>;
498 reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
499 interrupts = <0 76 0 0 77 0>;
500 interrupt-names = "ocmem_irq", "dm_irq";
501 qcom,ocmem-num-regions = <0x3>;
502 #address-cells = <1>;
503 #size-cells = <1>;
504 ranges = <0x0 0xfec00000 0x180000>;
505
506 partition@0 {
507 reg = <0x0 0x100000>;
508 qcom,ocmem-part-name = "graphics";
509 qcom,ocmem-part-min = <0x80000>;
510 };
511
512 partition@80000 {
513 reg = <0x80000 0xA0000>;
514 qcom,ocmem-part-name = "lp_audio";
515 qcom,ocmem-part-min = <0xA0000>;
516 };
517
518 partition@E0000 {
519 reg = <0x120000 0x20000>;
Naveen Ramarajcc4ec152012-05-14 09:55:29 -0700[diff] [blame]520 qcom,ocmem-part-name = "other_os";
Naveen Ramaraj94455a42012-07-05 16:01:40 -0700[diff] [blame]521 qcom,ocmem-part-min = <0x20000>;
522 };
523
524 partition@100000 {
525 reg = <0x100000 0x80000>;
526 qcom,ocmem-part-name = "video";
527 qcom,ocmem-part-min = <0x55000>;
528 };
529
530 partition@140000 {
531 reg = <0x140000 0x40000>;
532 qcom,ocmem-part-name = "sensors";
533 qcom,ocmem-part-min = <0x40000>;
534 };
Naveen Ramaraj51f5e8b2012-04-09 15:58:40 -0700[diff] [blame]535 };
Mahesh Sivasubramanian3f0d0c72012-05-04 17:35:55 -0600[diff] [blame]536
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]537 rpm_bus: qcom,rpm-smd {
Mahesh Sivasubramanian3f0d0c72012-05-04 17:35:55 -0600[diff] [blame]538 compatible = "qcom,rpm-smd";
539 rpm-channel-name = "rpm_requests";
540 rpm-channel-type = <15>; /* SMD_APPS_RPM */
541 };
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700[diff] [blame]542
543 qcom,msm-rng@f9bff000 {
544 compatible = "qcom,msm-rng";
545 reg = <0xf9bff000 0x200>;
546 };
Ramesh Masavarapufb1f01e2012-06-14 09:40:40 -0700[diff] [blame]547
548 qcom,qseecom@fe806000 {
549 compatible = "qcom,qseecom";
550 };
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700[diff] [blame]551
552 qcom,mdss_mdp@fd900000 {
553 cell-index = <0>;
554 compatible = "qcom,mdss_mdp";
555 reg = <0xfd900000 0x22100>;
556 interrupts = <0 72 0>;
Matt Wagantall37320fb2012-06-26 14:50:28 -0700[diff] [blame]557 vdd-supply = <&gdsc_mdss>;
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700[diff] [blame]558 };
559
560 qcom,mdss_wb_panel {
561 cell-index = <1>;
562 compatible = "qcom,mdss_wb";
563 qcom,mdss_pan_res = <640 480>;
564 qcom,mdss_pan_bpp = <24>;
565 };
Hanumant72aec702012-06-25 11:51:07 -0700[diff] [blame]566
567 qcom,wdt@f9017000 {
568 compatible = "qcom,msm-watchdog";
569 reg = <0xf9017000 0x1000>;
570 interrupts = <0 3 0 0 4 0>;
571 qcom,bark-time = <11000>;
572 qcom,pet-time = <10000>;
573 qcom,ipi-ping = <1>;
574 };
Hariprasad Dhalinarasimha0fc258f2012-07-05 13:01:29 -0700[diff] [blame]575
576 qcom,tz-log@fe805720 {
577 compatible = "qcom,tz-log";
578 reg = <0xfe805720 0x1000>;
579 };
Tianyi Gou828798d2012-05-02 21:12:38 -0700[diff] [blame]580
581 qcom,venus@fdce0000 {
582 compatible = "qcom,pil-venus";
583 reg = <0xfdce0000 0x4000>,
584 <0xfdc80208 0x8>;
585 vdd-supply = <&gdsc_venus>;
586
587 qcom,firmware-name = "venus";
588 qcom,firmware-min-paddr = <0xF500000>;
589 qcom,firmware-max-paddr = <0xFA00000>;
590 };
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]591
Stepan Moskovchenkoc79a7382012-07-19 17:24:32 -0700[diff] [blame]592 qcom,cache_erp {
593 compatible = "qcom,cache_erp";
594 interrupts = <1 9 0>, <0 2 0>;
595 interrupt-names = "l1_irq", "l2_irq";
596 };
597
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]598 tsens@fc4a8000 {
599 compatible = "qcom,msm-tsens";
600 reg = <0xfc4a8000 0x2000>,
601 <0xfc4b80d0 0x5>;
602 reg-names = "tsens_physical", "tsens_eeprom_physical";
603 interrupts = <0 184 0>;
604 qcom,sensors = <11>;
Siddartha Mohanadoss205bce62012-07-27 17:17:18 -0700[diff] [blame]605 qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
606 3200 3200>;
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]607 };
Laura Abbottf7e44042012-06-22 12:50:32 -0700[diff] [blame]608
609 qcom,msm-rtb {
610 compatible = "qcom,msm-rtb";
611 qcom,memory-reservation-type = "EBI1";
612 qcom,memory-reservation-size = <0x100000>; /* 1M EBI1 buffer */
613 };
Mona Hossainb43e94b2012-05-07 08:52:06 -0700[diff] [blame]614
615 qcom,qcedev@fd440000 {
616 compatible = "qcom,qcedev";
617 reg = <0xfd440000 0x20000>,
618 <0xfd444000 0x8000>;
619 interrupts = <0 235 0>;
620 qcom,bam-pipes = <0>;
621 };
622
623 qcom,qcrypto@fd444000 {
624 compatible = "qcom,qcrypto";
625 reg = <0xfd440000 0x20000>,
626 <0xfd444000 0x8000>;
627 interrupts = <0 235 0>;
628 qcom,bam-pipes = <1>;
629 };
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]630};
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]631
632/include/ "msm-pm8x41-rpm-regulator.dtsi"
633/include/ "msm-pm8841.dtsi"
634/include/ "msm-pm8941.dtsi"
635/include/ "msm8974-regulator.dtsi"
636/include/ "msm8974-gpio.dtsi"