blob: 43738c086bc0c83dec17d07746d3f242abd0be2c [file] [log] [blame]
Kukjin Kimd11135c2011-02-14 14:59:52 +09001/* linux/arch/arm/mach-exynos4/mach-smdkv310.c
Changhwan Younb1d69cc2010-07-16 12:18:36 +09002 *
Kukjin Kimd11135c2011-02-14 14:59:52 +09003 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com
Changhwan Younb1d69cc2010-07-16 12:18:36 +09005 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9*/
10
11#include <linux/serial_core.h>
Hyuk Lee2b111482010-10-06 14:50:20 +090012#include <linux/gpio.h>
13#include <linux/mmc/host.h>
14#include <linux/platform_device.h>
Daein Mooncbff3eb2010-10-26 12:51:17 +090015#include <linux/smsc911x.h>
16#include <linux/io.h>
Jassi Brar6f5c11c2010-12-21 09:59:05 +090017#include <linux/i2c.h>
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +090018#include <linux/input.h>
Banajit Goswami8689de72011-07-20 23:45:21 +090019#include <linux/pwm_backlight.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090020
21#include <asm/mach/arch.h>
22#include <asm/mach-types.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090023
24#include <plat/regs-serial.h>
Kukjin Kim8cf460a2010-11-15 09:18:57 +090025#include <plat/regs-srom.h>
Kukjin Kimd11135c2011-02-14 14:59:52 +090026#include <plat/exynos4.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090027#include <plat/cpu.h>
Changhwan Youncdff6e62010-09-20 15:25:51 +090028#include <plat/devs.h>
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +090029#include <plat/keypad.h>
Hyuk Lee2b111482010-10-06 14:50:20 +090030#include <plat/sdhci.h>
Jassi Brar6f5c11c2010-12-21 09:59:05 +090031#include <plat/iic.h>
Changhwan Yound6d8b482010-12-03 17:15:40 +090032#include <plat/pd.h>
Banajit Goswami8689de72011-07-20 23:45:21 +090033#include <plat/gpio-cfg.h>
34#include <plat/backlight.h>
Sachin Kamat95727e12011-08-12 18:21:27 +090035#include <plat/mfc.h>
Jingoo Han9830f6a2011-09-28 10:33:25 +090036#include <plat/ehci.h>
37#include <plat/clock.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090038
39#include <mach/map.h>
40
41/* Following are default values for UCON, ULCON and UFCON UART registers */
42#define SMDKV310_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
43 S3C2410_UCON_RXILEVEL | \
44 S3C2410_UCON_TXIRQMODE | \
45 S3C2410_UCON_RXIRQMODE | \
46 S3C2410_UCON_RXFIFO_TOI | \
47 S3C2443_UCON_RXERR_IRQEN)
48
49#define SMDKV310_ULCON_DEFAULT S3C2410_LCON_CS8
50
51#define SMDKV310_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
52 S5PV210_UFCON_TXTRIG4 | \
53 S5PV210_UFCON_RXTRIG4)
54
55static struct s3c2410_uartcfg smdkv310_uartcfgs[] __initdata = {
56 [0] = {
57 .hwport = 0,
58 .flags = 0,
59 .ucon = SMDKV310_UCON_DEFAULT,
60 .ulcon = SMDKV310_ULCON_DEFAULT,
61 .ufcon = SMDKV310_UFCON_DEFAULT,
62 },
63 [1] = {
64 .hwport = 1,
65 .flags = 0,
66 .ucon = SMDKV310_UCON_DEFAULT,
67 .ulcon = SMDKV310_ULCON_DEFAULT,
68 .ufcon = SMDKV310_UFCON_DEFAULT,
69 },
70 [2] = {
71 .hwport = 2,
72 .flags = 0,
73 .ucon = SMDKV310_UCON_DEFAULT,
74 .ulcon = SMDKV310_ULCON_DEFAULT,
75 .ufcon = SMDKV310_UFCON_DEFAULT,
76 },
77 [3] = {
78 .hwport = 3,
79 .flags = 0,
80 .ucon = SMDKV310_UCON_DEFAULT,
81 .ulcon = SMDKV310_ULCON_DEFAULT,
82 .ufcon = SMDKV310_UFCON_DEFAULT,
83 },
84};
85
Hyuk Lee2b111482010-10-06 14:50:20 +090086static struct s3c_sdhci_platdata smdkv310_hsmmc0_pdata __initdata = {
Thomas Abrahama0d8efe2011-06-16 16:12:35 +090087 .cd_type = S3C_SDHCI_CD_INTERNAL,
Jeongbae Seo28c80aa2010-10-08 18:03:27 +090088 .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
Kukjin Kimd11135c2011-02-14 14:59:52 +090089#ifdef CONFIG_EXYNOS4_SDHCI_CH0_8BIT
Hyuk Lee2b111482010-10-06 14:50:20 +090090 .max_width = 8,
91 .host_caps = MMC_CAP_8_BIT_DATA,
92#endif
93};
94
95static struct s3c_sdhci_platdata smdkv310_hsmmc1_pdata __initdata = {
96 .cd_type = S3C_SDHCI_CD_GPIO,
Kukjin Kimd11135c2011-02-14 14:59:52 +090097 .ext_cd_gpio = EXYNOS4_GPK0(2),
Hyuk Lee2b111482010-10-06 14:50:20 +090098 .ext_cd_gpio_invert = 1,
Jeongbae Seo28c80aa2010-10-08 18:03:27 +090099 .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
Hyuk Lee2b111482010-10-06 14:50:20 +0900100};
101
102static struct s3c_sdhci_platdata smdkv310_hsmmc2_pdata __initdata = {
Thomas Abrahama0d8efe2011-06-16 16:12:35 +0900103 .cd_type = S3C_SDHCI_CD_INTERNAL,
Jeongbae Seo28c80aa2010-10-08 18:03:27 +0900104 .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900105#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
Hyuk Lee2b111482010-10-06 14:50:20 +0900106 .max_width = 8,
107 .host_caps = MMC_CAP_8_BIT_DATA,
108#endif
109};
110
111static struct s3c_sdhci_platdata smdkv310_hsmmc3_pdata __initdata = {
112 .cd_type = S3C_SDHCI_CD_GPIO,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900113 .ext_cd_gpio = EXYNOS4_GPK2(2),
Hyuk Lee2b111482010-10-06 14:50:20 +0900114 .ext_cd_gpio_invert = 1,
Jeongbae Seo28c80aa2010-10-08 18:03:27 +0900115 .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
Hyuk Lee2b111482010-10-06 14:50:20 +0900116};
117
Daein Mooncbff3eb2010-10-26 12:51:17 +0900118static struct resource smdkv310_smsc911x_resources[] = {
119 [0] = {
Kukjin Kimd11135c2011-02-14 14:59:52 +0900120 .start = EXYNOS4_PA_SROM_BANK(1),
121 .end = EXYNOS4_PA_SROM_BANK(1) + SZ_64K - 1,
Daein Mooncbff3eb2010-10-26 12:51:17 +0900122 .flags = IORESOURCE_MEM,
123 },
124 [1] = {
125 .start = IRQ_EINT(5),
126 .end = IRQ_EINT(5),
127 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
128 },
129};
130
131static struct smsc911x_platform_config smsc9215_config = {
Jeongtae Parkcd0527c2011-03-25 15:48:15 +0900132 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
Daein Mooncbff3eb2010-10-26 12:51:17 +0900133 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
134 .flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
135 .phy_interface = PHY_INTERFACE_MODE_MII,
136 .mac = {0x00, 0x80, 0x00, 0x23, 0x45, 0x67},
137};
138
139static struct platform_device smdkv310_smsc911x = {
140 .name = "smsc911x",
141 .id = -1,
142 .num_resources = ARRAY_SIZE(smdkv310_smsc911x_resources),
143 .resource = smdkv310_smsc911x_resources,
144 .dev = {
145 .platform_data = &smsc9215_config,
146 },
147};
148
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900149static uint32_t smdkv310_keymap[] __initdata = {
150 /* KEY(row, col, keycode) */
151 KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
152 KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
153 KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
154 KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
155};
156
157static struct matrix_keymap_data smdkv310_keymap_data __initdata = {
158 .keymap = smdkv310_keymap,
159 .keymap_size = ARRAY_SIZE(smdkv310_keymap),
160};
161
162static struct samsung_keypad_platdata smdkv310_keypad_data __initdata = {
163 .keymap_data = &smdkv310_keymap_data,
164 .rows = 2,
165 .cols = 8,
166};
167
Jassi Brar6f5c11c2010-12-21 09:59:05 +0900168static struct i2c_board_info i2c_devs1[] __initdata = {
169 {I2C_BOARD_INFO("wm8994", 0x1a),},
170};
171
Jingoo Han9830f6a2011-09-28 10:33:25 +0900172/* USB EHCI */
173static struct s5p_ehci_platdata smdkv310_ehci_pdata;
174
175static void __init smdkv310_ehci_init(void)
176{
177 struct s5p_ehci_platdata *pdata = &smdkv310_ehci_pdata;
178
179 s5p_ehci_set_platdata(pdata);
180}
181
Changhwan Youncdff6e62010-09-20 15:25:51 +0900182static struct platform_device *smdkv310_devices[] __initdata = {
Hyuk Lee2b111482010-10-06 14:50:20 +0900183 &s3c_device_hsmmc0,
184 &s3c_device_hsmmc1,
185 &s3c_device_hsmmc2,
186 &s3c_device_hsmmc3,
Kukjin Kim285dee72010-12-31 10:52:05 +0900187 &s3c_device_i2c1,
Hatim Alic0735c82011-09-27 07:37:18 +0900188 &s5p_device_i2c_hdmiphy,
Changhwan Youncdff6e62010-09-20 15:25:51 +0900189 &s3c_device_rtc,
Jemings Ko8d75c912010-09-20 15:33:04 +0900190 &s3c_device_wdt,
Jingoo Han9830f6a2011-09-28 10:33:25 +0900191 &s5p_device_ehci,
Sachin Kamat568f0e22011-09-28 11:13:30 +0900192 &s5p_device_fimc0,
193 &s5p_device_fimc1,
194 &s5p_device_fimc2,
195 &s5p_device_fimc3,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900196 &exynos4_device_ac97,
197 &exynos4_device_i2s0,
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900198 &samsung_device_keypad,
Sachin Kamat95727e12011-08-12 18:21:27 +0900199 &s5p_device_mfc,
200 &s5p_device_mfc_l,
201 &s5p_device_mfc_r,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900202 &exynos4_device_pd[PD_MFC],
203 &exynos4_device_pd[PD_G3D],
204 &exynos4_device_pd[PD_LCD0],
205 &exynos4_device_pd[PD_LCD1],
206 &exynos4_device_pd[PD_CAM],
207 &exynos4_device_pd[PD_TV],
208 &exynos4_device_pd[PD_GPS],
Naveen Krishna Chatradhi2ba707a2011-07-18 15:14:01 +0900209 &exynos4_device_spdif,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900210 &exynos4_device_sysmmu,
Jassi Brarfbcb44d2011-01-18 14:41:43 +0900211 &samsung_asoc_dma,
Sangbeom Kim2839cc12011-07-21 14:12:19 +0900212 &samsung_asoc_idma,
Jassi Brarfbcb44d2011-01-18 14:41:43 +0900213 &smdkv310_smsc911x,
Inderpal Singh0d855f42011-07-04 19:19:36 +0900214 &exynos4_device_ahci,
Hatim Alic0735c82011-09-27 07:37:18 +0900215 &s5p_device_hdmi,
216 &s5p_device_mixer,
Changhwan Youncdff6e62010-09-20 15:25:51 +0900217};
218
Daein Mooncbff3eb2010-10-26 12:51:17 +0900219static void __init smdkv310_smsc911x_init(void)
220{
221 u32 cs1;
222
223 /* configure nCS1 width to 16 bits */
Kukjin Kim8cf460a2010-11-15 09:18:57 +0900224 cs1 = __raw_readl(S5P_SROM_BW) &
225 ~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);
226 cs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |
227 (1 << S5P_SROM_BW__WAITENABLE__SHIFT) |
228 (1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<
229 S5P_SROM_BW__NCS1__SHIFT;
230 __raw_writel(cs1, S5P_SROM_BW);
Daein Mooncbff3eb2010-10-26 12:51:17 +0900231
232 /* set timing for nCS1 suitable for ethernet chip */
Kukjin Kim8cf460a2010-11-15 09:18:57 +0900233 __raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |
234 (0x9 << S5P_SROM_BCX__TACP__SHIFT) |
235 (0xc << S5P_SROM_BCX__TCAH__SHIFT) |
236 (0x1 << S5P_SROM_BCX__TCOH__SHIFT) |
237 (0x6 << S5P_SROM_BCX__TACC__SHIFT) |
238 (0x1 << S5P_SROM_BCX__TCOS__SHIFT) |
239 (0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);
Daein Mooncbff3eb2010-10-26 12:51:17 +0900240}
241
Banajit Goswami8689de72011-07-20 23:45:21 +0900242/* LCD Backlight data */
243static struct samsung_bl_gpio_info smdkv310_bl_gpio_info = {
244 .no = EXYNOS4_GPD0(1),
245 .func = S3C_GPIO_SFN(2),
246};
247
248static struct platform_pwm_backlight_data smdkv310_bl_data = {
249 .pwm_id = 1,
250 .pwm_period_ns = 1000,
251};
252
Hatim Alic0735c82011-09-27 07:37:18 +0900253static void s5p_tv_setup(void)
254{
255 /* direct HPD to HDMI chip */
256 WARN_ON(gpio_request_one(EXYNOS4_GPX3(7), GPIOF_IN, "hpd-plug"));
257 s3c_gpio_cfgpin(EXYNOS4_GPX3(7), S3C_GPIO_SFN(0x3));
258 s3c_gpio_setpull(EXYNOS4_GPX3(7), S3C_GPIO_PULL_NONE);
259
260 /* setup dependencies between TV devices */
261 s5p_device_hdmi.dev.parent = &exynos4_device_pd[PD_TV].dev;
262 s5p_device_mixer.dev.parent = &exynos4_device_pd[PD_TV].dev;
263}
264
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900265static void __init smdkv310_map_io(void)
266{
267 s5p_init_io(NULL, 0, S5P_VA_CHIPID);
268 s3c24xx_init_clocks(24000000);
269 s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));
270}
271
Sachin Kamat95727e12011-08-12 18:21:27 +0900272static void __init smdkv310_reserve(void)
273{
274 s5p_mfc_reserve_mem(0x43000000, 8 << 20, 0x51000000, 8 << 20);
275}
276
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900277static void __init smdkv310_machine_init(void)
278{
Jassi Brar6f5c11c2010-12-21 09:59:05 +0900279 s3c_i2c1_set_platdata(NULL);
280 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
281
Daein Mooncbff3eb2010-10-26 12:51:17 +0900282 smdkv310_smsc911x_init();
283
Hyuk Lee2b111482010-10-06 14:50:20 +0900284 s3c_sdhci0_set_platdata(&smdkv310_hsmmc0_pdata);
285 s3c_sdhci1_set_platdata(&smdkv310_hsmmc1_pdata);
286 s3c_sdhci2_set_platdata(&smdkv310_hsmmc2_pdata);
287 s3c_sdhci3_set_platdata(&smdkv310_hsmmc3_pdata);
288
Hatim Alic0735c82011-09-27 07:37:18 +0900289 s5p_tv_setup();
290 s5p_i2c_hdmiphy_set_platdata(NULL);
291
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900292 samsung_keypad_set_platdata(&smdkv310_keypad_data);
293
Banajit Goswami8689de72011-07-20 23:45:21 +0900294 samsung_bl_set(&smdkv310_bl_gpio_info, &smdkv310_bl_data);
295
Jingoo Han9830f6a2011-09-28 10:33:25 +0900296 smdkv310_ehci_init();
297 clk_xusbxti.rate = 24000000;
298
Changhwan Youncdff6e62010-09-20 15:25:51 +0900299 platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));
Sachin Kamat95727e12011-08-12 18:21:27 +0900300 s5p_device_mfc.dev.parent = &exynos4_device_pd[PD_MFC].dev;
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900301}
302
303MACHINE_START(SMDKV310, "SMDKV310")
304 /* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
305 /* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900306 .boot_params = S5P_PA_SDRAM + 0x100,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900307 .init_irq = exynos4_init_irq,
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900308 .map_io = smdkv310_map_io,
309 .init_machine = smdkv310_machine_init,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900310 .timer = &exynos4_timer,
Sachin Kamat95727e12011-08-12 18:21:27 +0900311 .reserve = &smdkv310_reserve,
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900312MACHINE_END