blob: 572fca5d9acfb37451cc1d13f5e86f4073c4245a [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* linux/include/asm/arch-s3c2410/regs-irq.h
2 *
3 * Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk>
4 * http://www.simtec.co.uk/products/SWLINUX/
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 *
11 *
12 * Changelog:
13 * 19-06-2003 BJD Created file
14 * 12-03-2004 BJD Updated include protection
15 * 10-03-2005 LCVR Changed S3C2410_VA to S3C24XX_VA
16 */
17
18
19#ifndef ___ASM_ARCH_REGS_IRQ_H
20#define ___ASM_ARCH_REGS_IRQ_H "$Id: irq.h,v 1.3 2003/03/25 21:29:06 ben Exp $"
21
22/* interrupt controller */
23
24#define S3C2410_IRQREG(x) ((x) + S3C24XX_VA_IRQ)
25#define S3C2410_EINTREG(x) ((x) + S3C24XX_VA_GPIO)
Ben Dooksa019f4a2006-06-24 21:21:37 +010026#define S3C24XX_EINTREG(x) ((x) + S3C24XX_VA_GPIO2)
Linus Torvalds1da177e2005-04-16 15:20:36 -070027
28#define S3C2410_SRCPND S3C2410_IRQREG(0x000)
29#define S3C2410_INTMOD S3C2410_IRQREG(0x004)
30#define S3C2410_INTMSK S3C2410_IRQREG(0x008)
31#define S3C2410_PRIORITY S3C2410_IRQREG(0x00C)
32#define S3C2410_INTPND S3C2410_IRQREG(0x010)
33#define S3C2410_INTOFFSET S3C2410_IRQREG(0x014)
34#define S3C2410_SUBSRCPND S3C2410_IRQREG(0x018)
35#define S3C2410_INTSUBMSK S3C2410_IRQREG(0x01C)
36
37/* mask: 0=enable, 1=disable
38 * 1 bit EINT, 4=EINT4, 23=EINT23
39 * EINT0,1,2,3 are not handled here.
40*/
41
42#define S3C2410_EINTMASK S3C2410_EINTREG(0x0A4)
43#define S3C2410_EINTPEND S3C2410_EINTREG(0X0A8)
Ben Dooksa019f4a2006-06-24 21:21:37 +010044#define S3C2412_EINTMASK S3C2410_EINTREG(0x0B4)
45#define S3C2412_EINTPEND S3C2410_EINTREG(0X0B8)
46
47#define S3C24XX_EINTMASK S3C24XX_EINTREG(0x0A4)
48#define S3C24XX_EINTPEND S3C24XX_EINTREG(0X0A8)
Linus Torvalds1da177e2005-04-16 15:20:36 -070049
50#endif /* ___ASM_ARCH_REGS_IRQ_H */