blob: e21eebd36afab27d884c857bd07b96414ca86f33 [file] [log] [blame]
Dimitris Papastamos9fabe242011-09-19 14:34:00 +01001/*
2 * Register cache access API
3 *
4 * Copyright 2011 Wolfson Microelectronics plc
5 *
6 * Author: Dimitris Papastamos <dp@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#include <linux/slab.h>
Paul Gortmaker1b6bc322011-05-27 07:12:15 -040014#include <linux/export.h>
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010015#include <trace/events/regmap.h>
Mark Brownf094fea2011-10-04 22:05:47 +010016#include <linux/bsearch.h>
Dimitris Papastamosc08604b2011-10-03 10:50:14 +010017#include <linux/sort.h>
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010018
19#include "internal.h"
20
21static const struct regcache_ops *cache_types[] = {
Dimitris Papastamos195af652011-09-19 14:34:01 +010022 &regcache_indexed_ops,
Dimitris Papastamos28644c82011-09-19 14:34:02 +010023 &regcache_rbtree_ops,
Dimitris Papastamos2cbbb572011-09-19 14:34:03 +010024 &regcache_lzo_ops,
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010025};
26
27static int regcache_hw_init(struct regmap *map)
28{
29 int i, j;
30 int ret;
31 int count;
32 unsigned int val;
33 void *tmp_buf;
34
35 if (!map->num_reg_defaults_raw)
36 return -EINVAL;
37
38 if (!map->reg_defaults_raw) {
39 dev_warn(map->dev, "No cache defaults, reading back from HW\n");
40 tmp_buf = kmalloc(map->cache_size_raw, GFP_KERNEL);
41 if (!tmp_buf)
42 return -EINVAL;
43 ret = regmap_bulk_read(map, 0, tmp_buf,
44 map->num_reg_defaults_raw);
45 if (ret < 0) {
46 kfree(tmp_buf);
47 return ret;
48 }
49 map->reg_defaults_raw = tmp_buf;
50 map->cache_free = 1;
51 }
52
53 /* calculate the size of reg_defaults */
54 for (count = 0, i = 0; i < map->num_reg_defaults_raw; i++) {
55 val = regcache_get_val(map->reg_defaults_raw,
56 i, map->cache_word_size);
57 if (!val)
58 continue;
59 count++;
60 }
61
62 map->reg_defaults = kmalloc(count * sizeof(struct reg_default),
63 GFP_KERNEL);
Lars-Peter Clausen021cd612011-11-14 10:40:16 +010064 if (!map->reg_defaults) {
65 ret = -ENOMEM;
66 goto err_free;
67 }
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010068
69 /* fill the reg_defaults */
70 map->num_reg_defaults = count;
71 for (i = 0, j = 0; i < map->num_reg_defaults_raw; i++) {
72 val = regcache_get_val(map->reg_defaults_raw,
73 i, map->cache_word_size);
74 if (!val)
75 continue;
76 map->reg_defaults[j].reg = i;
77 map->reg_defaults[j].def = val;
78 j++;
79 }
80
81 return 0;
Lars-Peter Clausen021cd612011-11-14 10:40:16 +010082
83err_free:
84 if (map->cache_free)
85 kfree(map->reg_defaults_raw);
86
87 return ret;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010088}
89
Lars-Peter Clausene5e3b8a2011-11-16 16:28:16 +010090int regcache_init(struct regmap *map, const struct regmap_config *config)
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010091{
92 int ret;
93 int i;
94 void *tmp_buf;
95
Mark Browne7a6db32011-09-19 16:08:03 +010096 if (map->cache_type == REGCACHE_NONE) {
97 map->cache_bypass = true;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010098 return 0;
Mark Browne7a6db32011-09-19 16:08:03 +010099 }
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100100
101 for (i = 0; i < ARRAY_SIZE(cache_types); i++)
102 if (cache_types[i]->type == map->cache_type)
103 break;
104
105 if (i == ARRAY_SIZE(cache_types)) {
106 dev_err(map->dev, "Could not match compress type: %d\n",
107 map->cache_type);
108 return -EINVAL;
109 }
110
Lars-Peter Clausene5e3b8a2011-11-16 16:28:16 +0100111 map->num_reg_defaults = config->num_reg_defaults;
112 map->num_reg_defaults_raw = config->num_reg_defaults_raw;
113 map->reg_defaults_raw = config->reg_defaults_raw;
Lars-Peter Clausen064d4db2011-11-16 20:34:03 +0100114 map->cache_word_size = DIV_ROUND_UP(config->val_bits, 8);
115 map->cache_size_raw = map->cache_word_size * config->num_reg_defaults_raw;
Lars-Peter Clausene5e3b8a2011-11-16 16:28:16 +0100116
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100117 map->cache = NULL;
118 map->cache_ops = cache_types[i];
119
120 if (!map->cache_ops->read ||
121 !map->cache_ops->write ||
122 !map->cache_ops->name)
123 return -EINVAL;
124
125 /* We still need to ensure that the reg_defaults
126 * won't vanish from under us. We'll need to make
127 * a copy of it.
128 */
Lars-Peter Clausen720e4612011-11-16 16:28:17 +0100129 if (config->reg_defaults) {
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100130 if (!map->num_reg_defaults)
131 return -EINVAL;
Lars-Peter Clausen720e4612011-11-16 16:28:17 +0100132 tmp_buf = kmemdup(config->reg_defaults, map->num_reg_defaults *
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100133 sizeof(struct reg_default), GFP_KERNEL);
134 if (!tmp_buf)
135 return -ENOMEM;
136 map->reg_defaults = tmp_buf;
Mark Brown8528bdd2011-10-09 13:13:58 +0100137 } else if (map->num_reg_defaults_raw) {
Mark Brown5fcd2562011-09-29 15:24:54 +0100138 /* Some devices such as PMICs don't have cache defaults,
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100139 * we cope with this by reading back the HW registers and
140 * crafting the cache defaults by hand.
141 */
142 ret = regcache_hw_init(map);
143 if (ret < 0)
144 return ret;
145 }
146
147 if (!map->max_register)
148 map->max_register = map->num_reg_defaults_raw;
149
150 if (map->cache_ops->init) {
151 dev_dbg(map->dev, "Initializing %s cache\n",
152 map->cache_ops->name);
Lars-Peter Clausenbd061c72011-11-14 10:40:17 +0100153 ret = map->cache_ops->init(map);
154 if (ret)
155 goto err_free;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100156 }
157 return 0;
Lars-Peter Clausenbd061c72011-11-14 10:40:17 +0100158
159err_free:
160 kfree(map->reg_defaults);
161 if (map->cache_free)
162 kfree(map->reg_defaults_raw);
163
164 return ret;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100165}
166
167void regcache_exit(struct regmap *map)
168{
169 if (map->cache_type == REGCACHE_NONE)
170 return;
171
172 BUG_ON(!map->cache_ops);
173
174 kfree(map->reg_defaults);
175 if (map->cache_free)
176 kfree(map->reg_defaults_raw);
177
178 if (map->cache_ops->exit) {
179 dev_dbg(map->dev, "Destroying %s cache\n",
180 map->cache_ops->name);
181 map->cache_ops->exit(map);
182 }
183}
184
185/**
186 * regcache_read: Fetch the value of a given register from the cache.
187 *
188 * @map: map to configure.
189 * @reg: The register index.
190 * @value: The value to be returned.
191 *
192 * Return a negative value on failure, 0 on success.
193 */
194int regcache_read(struct regmap *map,
195 unsigned int reg, unsigned int *value)
196{
197 if (map->cache_type == REGCACHE_NONE)
198 return -ENOSYS;
199
200 BUG_ON(!map->cache_ops);
201
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100202 if (!regmap_volatile(map, reg))
203 return map->cache_ops->read(map, reg, value);
204
205 return -EINVAL;
206}
207EXPORT_SYMBOL_GPL(regcache_read);
208
209/**
210 * regcache_write: Set the value of a given register in the cache.
211 *
212 * @map: map to configure.
213 * @reg: The register index.
214 * @value: The new register value.
215 *
216 * Return a negative value on failure, 0 on success.
217 */
218int regcache_write(struct regmap *map,
219 unsigned int reg, unsigned int value)
220{
221 if (map->cache_type == REGCACHE_NONE)
222 return 0;
223
224 BUG_ON(!map->cache_ops);
225
226 if (!regmap_writeable(map, reg))
227 return -EIO;
228
229 if (!regmap_volatile(map, reg))
230 return map->cache_ops->write(map, reg, value);
231
232 return 0;
233}
234EXPORT_SYMBOL_GPL(regcache_write);
235
236/**
237 * regcache_sync: Sync the register cache with the hardware.
238 *
239 * @map: map to configure.
240 *
241 * Any registers that should not be synced should be marked as
242 * volatile. In general drivers can choose not to use the provided
243 * syncing functionality if they so require.
244 *
245 * Return a negative value on failure, 0 on success.
246 */
247int regcache_sync(struct regmap *map)
248{
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100249 int ret = 0;
250 unsigned int val;
251 unsigned int i;
Dimitris Papastamos59360082011-09-19 14:34:04 +0100252 const char *name;
Dimitris Papastamosbeb1a102011-09-29 14:36:26 +0100253 unsigned int bypass;
Dimitris Papastamos59360082011-09-19 14:34:04 +0100254
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100255 BUG_ON(!map->cache_ops);
256
Dimitris Papastamos13753a92011-09-29 14:36:25 +0100257 mutex_lock(&map->lock);
Dimitris Papastamosbeb1a102011-09-29 14:36:26 +0100258 /* Remember the initial bypass state */
259 bypass = map->cache_bypass;
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100260 dev_dbg(map->dev, "Syncing %s cache\n",
261 map->cache_ops->name);
262 name = map->cache_ops->name;
263 trace_regcache_sync(map->dev, name, "start");
Mark Brown8ae0d7e2011-10-26 10:34:22 +0200264 if (!map->cache_dirty)
265 goto out;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100266 if (map->cache_ops->sync) {
Dimitris Papastamos59360082011-09-19 14:34:04 +0100267 ret = map->cache_ops->sync(map);
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100268 } else {
269 for (i = 0; i < map->num_reg_defaults; i++) {
270 ret = regcache_read(map, i, &val);
271 if (ret < 0)
272 goto out;
Dimitris Papastamosec8a3652011-09-28 11:43:42 +0100273 map->cache_bypass = 1;
Dimitris Papastamos13753a92011-09-29 14:36:25 +0100274 ret = _regmap_write(map, i, val);
Dimitris Papastamosec8a3652011-09-28 11:43:42 +0100275 map->cache_bypass = 0;
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100276 if (ret < 0)
277 goto out;
278 dev_dbg(map->dev, "Synced register %#x, value %#x\n",
279 map->reg_defaults[i].reg,
280 map->reg_defaults[i].def);
281 }
282
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100283 }
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100284out:
285 trace_regcache_sync(map->dev, name, "stop");
Dimitris Papastamosbeb1a102011-09-29 14:36:26 +0100286 /* Restore the bypass state */
287 map->cache_bypass = bypass;
Dimitris Papastamos13753a92011-09-29 14:36:25 +0100288 mutex_unlock(&map->lock);
Dimitris Papastamos954757d2011-09-27 11:25:06 +0100289
290 return ret;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100291}
292EXPORT_SYMBOL_GPL(regcache_sync);
293
Mark Brown92afb282011-09-19 18:22:14 +0100294/**
295 * regcache_cache_only: Put a register map into cache only mode
296 *
297 * @map: map to configure
298 * @cache_only: flag if changes should be written to the hardware
299 *
300 * When a register map is marked as cache only writes to the register
301 * map API will only update the register cache, they will not cause
302 * any hardware changes. This is useful for allowing portions of
303 * drivers to act as though the device were functioning as normal when
304 * it is disabled for power saving reasons.
305 */
306void regcache_cache_only(struct regmap *map, bool enable)
307{
Mark Brown2cd148f2011-09-29 10:40:55 +0100308 mutex_lock(&map->lock);
Dimitris Papastamosac77a762011-09-29 14:36:28 +0100309 WARN_ON(map->cache_bypass && enable);
Mark Brown92afb282011-09-19 18:22:14 +0100310 map->cache_only = enable;
Mark Brown2cd148f2011-09-29 10:40:55 +0100311 mutex_unlock(&map->lock);
Mark Brown92afb282011-09-19 18:22:14 +0100312}
313EXPORT_SYMBOL_GPL(regcache_cache_only);
314
Dimitris Papastamos6eb0f5e2011-09-29 14:36:27 +0100315/**
Mark Brown8ae0d7e2011-10-26 10:34:22 +0200316 * regcache_mark_dirty: Mark the register cache as dirty
317 *
318 * @map: map to mark
319 *
320 * Mark the register cache as dirty, for example due to the device
321 * having been powered down for suspend. If the cache is not marked
322 * as dirty then the cache sync will be suppressed.
323 */
324void regcache_mark_dirty(struct regmap *map)
325{
326 mutex_lock(&map->lock);
327 map->cache_dirty = true;
328 mutex_unlock(&map->lock);
329}
330EXPORT_SYMBOL_GPL(regcache_mark_dirty);
331
332/**
Dimitris Papastamos6eb0f5e2011-09-29 14:36:27 +0100333 * regcache_cache_bypass: Put a register map into cache bypass mode
334 *
335 * @map: map to configure
Dimitris Papastamos0eef6b02011-10-03 06:54:16 +0100336 * @cache_bypass: flag if changes should not be written to the hardware
Dimitris Papastamos6eb0f5e2011-09-29 14:36:27 +0100337 *
338 * When a register map is marked with the cache bypass option, writes
339 * to the register map API will only update the hardware and not the
340 * the cache directly. This is useful when syncing the cache back to
341 * the hardware.
342 */
343void regcache_cache_bypass(struct regmap *map, bool enable)
344{
345 mutex_lock(&map->lock);
Dimitris Papastamosac77a762011-09-29 14:36:28 +0100346 WARN_ON(map->cache_only && enable);
Dimitris Papastamos6eb0f5e2011-09-29 14:36:27 +0100347 map->cache_bypass = enable;
348 mutex_unlock(&map->lock);
349}
350EXPORT_SYMBOL_GPL(regcache_cache_bypass);
351
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100352bool regcache_set_val(void *base, unsigned int idx,
353 unsigned int val, unsigned int word_size)
354{
355 switch (word_size) {
356 case 1: {
357 u8 *cache = base;
358 if (cache[idx] == val)
359 return true;
360 cache[idx] = val;
361 break;
362 }
363 case 2: {
364 u16 *cache = base;
365 if (cache[idx] == val)
366 return true;
367 cache[idx] = val;
368 break;
369 }
370 default:
371 BUG();
372 }
373 /* unreachable */
374 return false;
375}
376
377unsigned int regcache_get_val(const void *base, unsigned int idx,
378 unsigned int word_size)
379{
380 if (!base)
381 return -EINVAL;
382
383 switch (word_size) {
384 case 1: {
385 const u8 *cache = base;
386 return cache[idx];
387 }
388 case 2: {
389 const u16 *cache = base;
390 return cache[idx];
391 }
392 default:
393 BUG();
394 }
395 /* unreachable */
396 return -1;
397}
398
Mark Brownf094fea2011-10-04 22:05:47 +0100399static int regcache_default_cmp(const void *a, const void *b)
Dimitris Papastamosc08604b2011-10-03 10:50:14 +0100400{
401 const struct reg_default *_a = a;
402 const struct reg_default *_b = b;
403
404 return _a->reg - _b->reg;
405}
406
Mark Brownf094fea2011-10-04 22:05:47 +0100407int regcache_lookup_reg(struct regmap *map, unsigned int reg)
408{
409 struct reg_default key;
410 struct reg_default *r;
411
412 key.reg = reg;
413 key.def = 0;
414
415 r = bsearch(&key, map->reg_defaults, map->num_reg_defaults,
416 sizeof(struct reg_default), regcache_default_cmp);
417
418 if (r)
419 return r - map->reg_defaults;
420 else
Mark Brown6e6ace02011-10-09 13:23:31 +0100421 return -ENOENT;
Mark Brownf094fea2011-10-04 22:05:47 +0100422}
423
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100424int regcache_insert_reg(struct regmap *map, unsigned int reg,
425 unsigned int val)
426{
427 void *tmp;
428
429 tmp = krealloc(map->reg_defaults,
430 (map->num_reg_defaults + 1) * sizeof(struct reg_default),
431 GFP_KERNEL);
432 if (!tmp)
433 return -ENOMEM;
434 map->reg_defaults = tmp;
435 map->num_reg_defaults++;
436 map->reg_defaults[map->num_reg_defaults - 1].reg = reg;
437 map->reg_defaults[map->num_reg_defaults - 1].def = val;
Dimitris Papastamosc08604b2011-10-03 10:50:14 +0100438 sort(map->reg_defaults, map->num_reg_defaults,
Mark Brownf094fea2011-10-04 22:05:47 +0100439 sizeof(struct reg_default), regcache_default_cmp, NULL);
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100440 return 0;
441}