blob: b9050cd5561ded104e3ea5256ec6df68c0ca5374 [file] [log] [blame]
Nagamalleswararao Ganji70fac1e2011-12-29 19:06:37 -08001/* Copyright (c) 2010-2012, Code Aurora Forum. All rights reserved.
Steve Mucklea55df6e2010-01-07 12:43:24 -08002 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 *
Steve Mucklea55df6e2010-01-07 12:43:24 -080012 */
13
14#include <linux/kernel.h>
15#include <linux/platform_device.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070016#include <linux/gpio.h>
Steve Muckle9161d302010-02-11 11:50:40 -080017#include <linux/irq.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070018#include <linux/io.h>
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +053019#include <linux/msm_ssbi.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070020#include <linux/mfd/pmic8058.h>
Steve Mucklea55df6e2010-01-07 12:43:24 -080021
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070022#include <linux/leds.h>
23#include <linux/pmic8058-othc.h>
24#include <linux/mfd/pmic8901.h>
Anirudh Ghayal9f77e962011-12-06 12:38:21 +053025#include <linux/regulator/gpio-regulator.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070026#include <linux/regulator/pmic8901-regulator.h>
27#include <linux/bootmem.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070028#include <linux/msm_adc.h>
29#include <linux/m_adcproc.h>
30#include <linux/mfd/marimba.h>
31#include <linux/msm-charger.h>
32#include <linux/i2c.h>
33#include <linux/i2c/sx150x.h>
34#include <linux/smsc911x.h>
35#include <linux/spi/spi.h>
36#include <linux/input/tdisc_shinetsu.h>
37#include <linux/input/cy8c_ts.h>
38#include <linux/cyttsp.h>
39#include <linux/i2c/isa1200.h>
40#include <linux/dma-mapping.h>
41#include <linux/i2c/bq27520.h>
42
43#ifdef CONFIG_ANDROID_PMEM
44#include <linux/android_pmem.h>
45#endif
46
47#if defined(CONFIG_SMB137B_CHARGER) || defined(CONFIG_SMB137B_CHARGER_MODULE)
48#include <linux/i2c/smb137b.h>
49#endif
Lei Zhou338cab82011-08-19 13:38:17 -040050#ifdef CONFIG_SND_SOC_WM8903
51#include <sound/wm8903.h>
52#endif
Steve Mucklea55df6e2010-01-07 12:43:24 -080053#include <asm/mach-types.h>
54#include <asm/mach/arch.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070055#include <asm/setup.h>
Marc Zyngier89bdafd12011-12-22 11:39:20 +053056#include <asm/hardware/gic.h>
Steve Mucklea55df6e2010-01-07 12:43:24 -080057
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070058#include <mach/dma.h>
Steve Mucklea55df6e2010-01-07 12:43:24 -080059#include <mach/board.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070060#include <mach/irqs.h>
61#include <mach/msm_spi.h>
62#include <mach/msm_serial_hs.h>
63#include <mach/msm_serial_hs_lite.h>
Steve Mucklea55df6e2010-01-07 12:43:24 -080064#include <mach/msm_iomap.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070065#include <mach/msm_memtypes.h>
66#include <asm/mach/mmc.h>
67#include <mach/msm_battery.h>
68#include <mach/msm_hsusb.h>
Rohit Vaswania513aa8d2011-07-18 15:14:28 -070069#include <mach/gpiomux.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070070#ifdef CONFIG_MSM_DSPS
71#include <mach/msm_dsps.h>
72#endif
73#include <mach/msm_xo.h>
74#include <mach/msm_bus_board.h>
75#include <mach/socinfo.h>
76#include <linux/i2c/isl9519.h>
77#ifdef CONFIG_USB_G_ANDROID
78#include <linux/usb/android.h>
79#include <mach/usbdiag.h>
80#endif
81#include <linux/regulator/consumer.h>
82#include <linux/regulator/machine.h>
83#include <mach/sdio_al.h>
84#include <mach/rpm.h>
85#include <mach/rpm-regulator.h>
Abhijeet Dharmapurikar6d565fd2011-09-15 18:49:56 -070086#include <mach/restart.h>
Anirudh Ghayal9f77e962011-12-06 12:38:21 +053087#include <mach/board-msm8660.h>
Steve Mucklea55df6e2010-01-07 12:43:24 -080088
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070089#include "devices.h"
90#include "devices-msm8x60.h"
Abhijeet Dharmapurikarefaca4f2011-12-27 16:24:07 -080091#include <mach/cpuidle.h>
Matt Wagantall7cca4642012-02-01 16:43:24 -080092#include "pm.h"
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070093#include "mpm.h"
94#include "spm.h"
95#include "rpm_log.h"
96#include "timer.h"
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070097#include "gpiomux-8x60.h"
98#include "rpm_stats.h"
99#include "peripheral-loader.h"
100#include <linux/platform_data/qcom_crypto_device.h>
101#include "rpm_resources.h"
Matt Wagantall6d9ebee2011-08-26 12:15:24 -0700102#include "acpuclock.h"
Maheshkumar Sivasubramanian8ccc16e2011-10-25 15:59:57 -0600103#include "pm-boot.h"
Laura Abbott63cfd7e2011-10-10 18:21:01 -0700104
105#include <linux/ion.h>
106#include <mach/ion.h>
107
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700108#define MSM_SHARED_RAM_PHYS 0x40000000
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700109#define MDM2AP_SYNC 129
110
Terence Hampson1c73fef2011-07-19 17:10:49 -0400111#define GPIO_ETHERNET_RESET_N_DRAGON 30
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700112#define LCDC_SPI_GPIO_CLK 73
113#define LCDC_SPI_GPIO_CS 72
114#define LCDC_SPI_GPIO_MOSI 70
115#define LCDC_AUO_PANEL_NAME "lcdc_auo_wvga"
116#define LCDC_SAMSUNG_OLED_PANEL_NAME "lcdc_samsung_oled"
117#define LCDC_SAMSUNG_WSVGA_PANEL_NAME "lcdc_samsung_wsvga"
118#define LCDC_SAMSUNG_SPI_DEVICE_NAME "lcdc_samsung_ams367pe02"
119#define LCDC_AUO_SPI_DEVICE_NAME "lcdc_auo_nt35582"
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -0400120#define LCDC_NT35582_PANEL_NAME "lcdc_nt35582_wvga"
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700121
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -0700122#define MIPI_CMD_NOVATEK_QHD_PANEL_NAME "mipi_cmd_novatek_qhd"
123#define MIPI_VIDEO_NOVATEK_QHD_PANEL_NAME "mipi_video_novatek_qhd"
124#define MIPI_VIDEO_TOSHIBA_WVGA_PANEL_NAME "mipi_video_toshiba_wvga"
125#define HDMI_PANEL_NAME "hdmi_msm"
126#define TVOUT_PANEL_NAME "tvout_msm"
127
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700128#define DSPS_PIL_GENERIC_NAME "dsps"
129#define DSPS_PIL_FLUID_NAME "dsps_fluid"
130
Stepan Moskovchenkofc70d902011-11-30 12:39:36 -0800131#ifdef CONFIG_ION_MSM
132static struct platform_device ion_dev;
133#endif
134
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700135enum {
136 GPIO_EXPANDER_IRQ_BASE = PM8901_IRQ_BASE + NR_PMIC8901_IRQS,
Anirudh Ghayal9f77e962011-12-06 12:38:21 +0530137 GPIO_EXPANDER_GPIO_BASE = PM8901_MPP_BASE + PM8901_MPPS,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700138 /* CORE expander */
139 GPIO_CORE_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE,
140 GPIO_CLASS_D1_EN = GPIO_CORE_EXPANDER_BASE,
141 GPIO_WLAN_DEEP_SLEEP_N,
142 GPIO_LVDS_SHUTDOWN_N,
143 GPIO_DISP_RESX_N = GPIO_LVDS_SHUTDOWN_N,
144 GPIO_MS_SYS_RESET_N,
145 GPIO_CAP_TS_RESOUT_N,
146 GPIO_CAP_GAUGE_BI_TOUT,
147 GPIO_ETHERNET_PME,
148 GPIO_EXT_GPS_LNA_EN,
149 GPIO_MSM_WAKES_BT,
150 GPIO_ETHERNET_RESET_N,
151 GPIO_HEADSET_DET_N,
152 GPIO_USB_UICC_EN,
153 GPIO_BACKLIGHT_EN,
154 GPIO_EXT_CAMIF_PWR_EN,
155 GPIO_BATT_GAUGE_INT_N,
156 GPIO_BATT_GAUGE_EN,
157 /* DOCKING expander */
158 GPIO_DOCKING_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE + 16,
159 GPIO_MIPI_DSI_RST_N = GPIO_DOCKING_EXPANDER_BASE,
160 GPIO_AUX_JTAG_DET_N,
161 GPIO_DONGLE_DET_N,
162 GPIO_SVIDEO_LOAD_DET,
163 GPIO_SVID_AMP_SHUTDOWN1_N,
164 GPIO_SVID_AMP_SHUTDOWN0_N,
165 GPIO_SDC_WP,
166 GPIO_IRDA_PWDN,
167 GPIO_IRDA_RESET_N,
168 GPIO_DONGLE_GPIO0,
169 GPIO_DONGLE_GPIO1,
170 GPIO_DONGLE_GPIO2,
171 GPIO_DONGLE_GPIO3,
172 GPIO_DONGLE_PWR_EN,
173 GPIO_EMMC_RESET_N,
174 GPIO_TP_EXP2_IO15,
175 /* SURF expander */
176 GPIO_SURF_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE + (16 * 2),
177 GPIO_SD_CARD_DET_1 = GPIO_SURF_EXPANDER_BASE,
178 GPIO_SD_CARD_DET_2,
179 GPIO_SD_CARD_DET_4,
180 GPIO_SD_CARD_DET_5,
181 GPIO_UIM3_RST,
182 GPIO_SURF_EXPANDER_IO5,
183 GPIO_SURF_EXPANDER_IO6,
184 GPIO_ADC_I2C_EN,
185 GPIO_SURF_EXPANDER_IO8,
186 GPIO_SURF_EXPANDER_IO9,
187 GPIO_SURF_EXPANDER_IO10,
188 GPIO_SURF_EXPANDER_IO11,
189 GPIO_SURF_EXPANDER_IO12,
190 GPIO_SURF_EXPANDER_IO13,
191 GPIO_SURF_EXPANDER_IO14,
192 GPIO_SURF_EXPANDER_IO15,
193 /* LEFT KB IO expander */
194 GPIO_LEFT_KB_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE + (16 * 3),
195 GPIO_LEFT_LED_1 = GPIO_LEFT_KB_EXPANDER_BASE,
196 GPIO_LEFT_LED_2,
197 GPIO_LEFT_LED_3,
198 GPIO_LEFT_LED_WLAN,
199 GPIO_JOYSTICK_EN,
200 GPIO_CAP_TS_SLEEP,
201 GPIO_LEFT_KB_IO6,
202 GPIO_LEFT_LED_5,
203 /* RIGHT KB IO expander */
204 GPIO_RIGHT_KB_EXPANDER_BASE = GPIO_EXPANDER_GPIO_BASE + (16 * 3) + 8,
205 GPIO_RIGHT_LED_1 = GPIO_RIGHT_KB_EXPANDER_BASE,
206 GPIO_RIGHT_LED_2,
207 GPIO_RIGHT_LED_3,
208 GPIO_RIGHT_LED_BT,
209 GPIO_WEB_CAMIF_STANDBY,
210 GPIO_COMPASS_RST_N,
211 GPIO_WEB_CAMIF_RESET_N,
212 GPIO_RIGHT_LED_5,
213 GPIO_R_ALTIMETER_RESET_N,
214 /* FLUID S IO expander */
215 GPIO_SOUTH_EXPANDER_BASE,
216 GPIO_MIC2_ANCR_SEL = GPIO_SOUTH_EXPANDER_BASE,
217 GPIO_MIC1_ANCL_SEL,
218 GPIO_HS_MIC4_SEL,
219 GPIO_FML_MIC3_SEL,
220 GPIO_FMR_MIC5_SEL,
221 GPIO_TS_SLEEP,
222 GPIO_HAP_SHIFT_LVL_OE,
223 GPIO_HS_SW_DIR,
224 /* FLUID N IO expander */
225 GPIO_NORTH_EXPANDER_BASE,
226 GPIO_EPM_3_3V_EN = GPIO_NORTH_EXPANDER_BASE,
227 GPIO_EPM_5V_BOOST_EN,
228 GPIO_AUX_CAM_2P7_EN,
229 GPIO_LED_FLASH_EN,
230 GPIO_LED1_GREEN_N,
231 GPIO_LED2_RED_N,
232 GPIO_FRONT_CAM_RESET_N,
233 GPIO_EPM_LVLSFT_EN,
234 GPIO_N_ALTIMETER_RESET_N,
235 /* EPM expander */
236 GPIO_EPM_EXPANDER_BASE,
237 GPIO_PWR_MON_START = GPIO_EPM_EXPANDER_BASE,
238 GPIO_PWR_MON_RESET_N,
239 GPIO_ADC1_PWDN_N,
240 GPIO_ADC2_PWDN_N,
241 GPIO_EPM_EXPANDER_IO4,
242 GPIO_ADC1_MUX_SPI_INT_N_3_3V,
243 GPIO_ADC2_MUX_SPI_INT_N,
244 GPIO_EPM_EXPANDER_IO7,
245 GPIO_PWR_MON_ENABLE,
246 GPIO_EPM_SPI_ADC1_CS_N,
247 GPIO_EPM_SPI_ADC2_CS_N,
248 GPIO_EPM_EXPANDER_IO11,
249 GPIO_EPM_EXPANDER_IO12,
250 GPIO_EPM_EXPANDER_IO13,
251 GPIO_EPM_EXPANDER_IO14,
252 GPIO_EPM_EXPANDER_IO15,
253};
254
Anirudh Ghayalc2019332011-11-12 06:29:10 +0530255struct pm8xxx_mpp_init_info {
256 unsigned mpp;
257 struct pm8xxx_mpp_config_data config;
258};
259
Anirudh Ghayal9f77e962011-12-06 12:38:21 +0530260#define PM8058_MPP_INIT(_mpp, _type, _level, _control) \
Anirudh Ghayalc2019332011-11-12 06:29:10 +0530261{ \
262 .mpp = PM8058_MPP_PM_TO_SYS(_mpp), \
263 .config = { \
264 .type = PM8XXX_MPP_TYPE_##_type, \
265 .level = _level, \
266 .control = PM8XXX_MPP_##_control, \
267 } \
268}
269
Anirudh Ghayal9f77e962011-12-06 12:38:21 +0530270#define PM8901_MPP_INIT(_mpp, _type, _level, _control) \
271{ \
272 .mpp = PM8901_MPP_PM_TO_SYS(_mpp), \
273 .config = { \
274 .type = PM8XXX_MPP_TYPE_##_type, \
275 .level = _level, \
276 .control = PM8XXX_MPP_##_control, \
277 } \
278}
279
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700280/*
281 * The UI_INTx_N lines are pmic gpio lines which connect i2c
282 * gpio expanders to the pm8058.
283 */
284#define UI_INT1_N 25
285#define UI_INT2_N 34
286#define UI_INT3_N 14
287/*
288FM GPIO is GPIO 18 on PMIC 8058.
289As the index starts from 0 in the PMIC driver, and hence 17
290corresponds to GPIO 18 on PMIC 8058.
291*/
292#define FM_GPIO 17
293
294#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
295static void (*sdc2_status_notify_cb)(int card_present, void *dev_id);
296static void *sdc2_status_notify_cb_devid;
297#endif
298
299#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
300static void (*sdc5_status_notify_cb)(int card_present, void *dev_id);
301static void *sdc5_status_notify_cb_devid;
302#endif
303
304static struct msm_spm_platform_data msm_spm_data_v1[] __initdata = {
305 [0] = {
306 .reg_base_addr = MSM_SAW0_BASE,
307
308#ifdef CONFIG_MSM_AVS_HW
309 .reg_init_values[MSM_SPM_REG_SAW_AVS_CTL] = 0x586020FF,
310#endif
311 .reg_init_values[MSM_SPM_REG_SAW_CFG] = 0x0F,
312 .reg_init_values[MSM_SPM_REG_SAW_SPM_CTL] = 0x68,
313 .reg_init_values[MSM_SPM_REG_SAW_SPM_SLP_TMR_DLY] = 0xFFFFFFFF,
314 .reg_init_values[MSM_SPM_REG_SAW_SPM_WAKE_TMR_DLY] = 0xFFFFFFFF,
315
316 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLK_EN] = 0x01,
317 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_PRECLMP_EN] = 0x07,
318 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_POSTCLMP_EN] = 0x00,
319
320 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLMP_EN] = 0x01,
321 .reg_init_values[MSM_SPM_REG_SAW_SLP_RST_EN] = 0x00,
322 .reg_init_values[MSM_SPM_REG_SAW_SPM_MPM_CFG] = 0x00,
323
324 .awake_vlevel = 0x94,
325 .retention_vlevel = 0x81,
326 .collapse_vlevel = 0x20,
327 .retention_mid_vlevel = 0x94,
328 .collapse_mid_vlevel = 0x8C,
329
330 .vctl_timeout_us = 50,
331 },
332
333 [1] = {
334 .reg_base_addr = MSM_SAW1_BASE,
335
336#ifdef CONFIG_MSM_AVS_HW
337 .reg_init_values[MSM_SPM_REG_SAW_AVS_CTL] = 0x586020FF,
338#endif
339 .reg_init_values[MSM_SPM_REG_SAW_CFG] = 0x0F,
340 .reg_init_values[MSM_SPM_REG_SAW_SPM_CTL] = 0x68,
341 .reg_init_values[MSM_SPM_REG_SAW_SPM_SLP_TMR_DLY] = 0xFFFFFFFF,
342 .reg_init_values[MSM_SPM_REG_SAW_SPM_WAKE_TMR_DLY] = 0xFFFFFFFF,
343
344 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLK_EN] = 0x13,
345 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_PRECLMP_EN] = 0x07,
346 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_POSTCLMP_EN] = 0x00,
347
348 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLMP_EN] = 0x01,
349 .reg_init_values[MSM_SPM_REG_SAW_SLP_RST_EN] = 0x00,
350 .reg_init_values[MSM_SPM_REG_SAW_SPM_MPM_CFG] = 0x00,
351
352 .awake_vlevel = 0x94,
353 .retention_vlevel = 0x81,
354 .collapse_vlevel = 0x20,
355 .retention_mid_vlevel = 0x94,
356 .collapse_mid_vlevel = 0x8C,
357
358 .vctl_timeout_us = 50,
359 },
360};
361
362static struct msm_spm_platform_data msm_spm_data[] __initdata = {
363 [0] = {
364 .reg_base_addr = MSM_SAW0_BASE,
365
366#ifdef CONFIG_MSM_AVS_HW
367 .reg_init_values[MSM_SPM_REG_SAW_AVS_CTL] = 0x586020FF,
368#endif
369 .reg_init_values[MSM_SPM_REG_SAW_CFG] = 0x1C,
370 .reg_init_values[MSM_SPM_REG_SAW_SPM_CTL] = 0x68,
371 .reg_init_values[MSM_SPM_REG_SAW_SPM_SLP_TMR_DLY] = 0x0C0CFFFF,
372 .reg_init_values[MSM_SPM_REG_SAW_SPM_WAKE_TMR_DLY] = 0x78780FFF,
373
374 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLK_EN] = 0x01,
375 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_PRECLMP_EN] = 0x07,
376 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_POSTCLMP_EN] = 0x00,
377
378 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLMP_EN] = 0x01,
379 .reg_init_values[MSM_SPM_REG_SAW_SLP_RST_EN] = 0x00,
380 .reg_init_values[MSM_SPM_REG_SAW_SPM_MPM_CFG] = 0x00,
381
382 .awake_vlevel = 0xA0,
383 .retention_vlevel = 0x89,
384 .collapse_vlevel = 0x20,
385 .retention_mid_vlevel = 0x89,
386 .collapse_mid_vlevel = 0x89,
387
388 .vctl_timeout_us = 50,
389 },
390
391 [1] = {
392 .reg_base_addr = MSM_SAW1_BASE,
393
394#ifdef CONFIG_MSM_AVS_HW
395 .reg_init_values[MSM_SPM_REG_SAW_AVS_CTL] = 0x586020FF,
396#endif
397 .reg_init_values[MSM_SPM_REG_SAW_CFG] = 0x1C,
398 .reg_init_values[MSM_SPM_REG_SAW_SPM_CTL] = 0x68,
399 .reg_init_values[MSM_SPM_REG_SAW_SPM_SLP_TMR_DLY] = 0x0C0CFFFF,
400 .reg_init_values[MSM_SPM_REG_SAW_SPM_WAKE_TMR_DLY] = 0x78780FFF,
401
402 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLK_EN] = 0x13,
403 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_PRECLMP_EN] = 0x07,
404 .reg_init_values[MSM_SPM_REG_SAW_SLP_HSFS_POSTCLMP_EN] = 0x00,
405
406 .reg_init_values[MSM_SPM_REG_SAW_SLP_CLMP_EN] = 0x01,
407 .reg_init_values[MSM_SPM_REG_SAW_SLP_RST_EN] = 0x00,
408 .reg_init_values[MSM_SPM_REG_SAW_SPM_MPM_CFG] = 0x00,
409
410 .awake_vlevel = 0xA0,
411 .retention_vlevel = 0x89,
412 .collapse_vlevel = 0x20,
413 .retention_mid_vlevel = 0x89,
414 .collapse_mid_vlevel = 0x89,
415
416 .vctl_timeout_us = 50,
417 },
418};
419
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700420/*
421 * Consumer specific regulator names:
422 * regulator name consumer dev_name
423 */
424static struct regulator_consumer_supply vreg_consumers_8901_S0[] = {
425 REGULATOR_SUPPLY("8901_s0", NULL),
426};
427static struct regulator_consumer_supply vreg_consumers_8901_S1[] = {
428 REGULATOR_SUPPLY("8901_s1", NULL),
429};
430
431static struct regulator_init_data saw_s0_init_data = {
432 .constraints = {
433 .name = "8901_s0",
434 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
Tianyi Gou7c81dfa2011-07-27 12:15:24 -0700435 .min_uV = 800000,
Matt Wagantall2ecbec22012-03-13 23:18:07 -0700436 .max_uV = 1325000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700437 },
438 .consumer_supplies = vreg_consumers_8901_S0,
439 .num_consumer_supplies = ARRAY_SIZE(vreg_consumers_8901_S0),
440};
441
442static struct regulator_init_data saw_s1_init_data = {
443 .constraints = {
444 .name = "8901_s1",
445 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
Tianyi Gou7c81dfa2011-07-27 12:15:24 -0700446 .min_uV = 800000,
Matt Wagantall2ecbec22012-03-13 23:18:07 -0700447 .max_uV = 1325000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700448 },
449 .consumer_supplies = vreg_consumers_8901_S1,
450 .num_consumer_supplies = ARRAY_SIZE(vreg_consumers_8901_S1),
451};
452
453static struct platform_device msm_device_saw_s0 = {
454 .name = "saw-regulator",
455 .id = 0,
456 .dev = {
457 .platform_data = &saw_s0_init_data,
458 },
459};
460
461static struct platform_device msm_device_saw_s1 = {
462 .name = "saw-regulator",
463 .id = 1,
464 .dev = {
465 .platform_data = &saw_s1_init_data,
466 },
467};
468
469/*
470 * The smc91x configuration varies depending on platform.
471 * The resources data structure is filled in at runtime.
472 */
473static struct resource smc91x_resources[] = {
474 [0] = {
475 .flags = IORESOURCE_MEM,
476 },
477 [1] = {
478 .flags = IORESOURCE_IRQ,
479 },
480};
481
482static struct platform_device smc91x_device = {
483 .name = "smc91x",
484 .id = 0,
485 .num_resources = ARRAY_SIZE(smc91x_resources),
486 .resource = smc91x_resources,
487};
488
489static struct resource smsc911x_resources[] = {
490 [0] = {
491 .flags = IORESOURCE_MEM,
492 .start = 0x1b800000,
493 .end = 0x1b8000ff
494 },
495 [1] = {
496 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
497 },
498};
499
500static struct smsc911x_platform_config smsc911x_config = {
501 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
502 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
503 .flags = SMSC911X_USE_16BIT,
504 .has_reset_gpio = 1,
505 .reset_gpio = GPIO_ETHERNET_RESET_N
506};
507
508static struct platform_device smsc911x_device = {
509 .name = "smsc911x",
510 .id = 0,
511 .num_resources = ARRAY_SIZE(smsc911x_resources),
512 .resource = smsc911x_resources,
513 .dev = {
514 .platform_data = &smsc911x_config
515 }
516};
517
518#if defined(CONFIG_CRYPTO_DEV_QCRYPTO) || \
519 defined(CONFIG_CRYPTO_DEV_QCRYPTO_MODULE) || \
520 defined(CONFIG_CRYPTO_DEV_QCEDEV) || \
521 defined(CONFIG_CRYPTO_DEV_QCEDEV_MODULE)
522
523#define QCE_SIZE 0x10000
524#define QCE_0_BASE 0x18500000
525
526#define QCE_HW_KEY_SUPPORT 0
527#define QCE_SHA_HMAC_SUPPORT 0
528#define QCE_SHARE_CE_RESOURCE 2
529#define QCE_CE_SHARED 1
530
531static struct resource qcrypto_resources[] = {
532 [0] = {
533 .start = QCE_0_BASE,
534 .end = QCE_0_BASE + QCE_SIZE - 1,
535 .flags = IORESOURCE_MEM,
536 },
537 [1] = {
538 .name = "crypto_channels",
539 .start = DMOV_CE_IN_CHAN,
540 .end = DMOV_CE_OUT_CHAN,
541 .flags = IORESOURCE_DMA,
542 },
543 [2] = {
544 .name = "crypto_crci_in",
545 .start = DMOV_CE_IN_CRCI,
546 .end = DMOV_CE_IN_CRCI,
547 .flags = IORESOURCE_DMA,
548 },
549 [3] = {
550 .name = "crypto_crci_out",
551 .start = DMOV_CE_OUT_CRCI,
552 .end = DMOV_CE_OUT_CRCI,
553 .flags = IORESOURCE_DMA,
554 },
555 [4] = {
556 .name = "crypto_crci_hash",
557 .start = DMOV_CE_HASH_CRCI,
558 .end = DMOV_CE_HASH_CRCI,
559 .flags = IORESOURCE_DMA,
560 },
561};
562
563static struct resource qcedev_resources[] = {
564 [0] = {
565 .start = QCE_0_BASE,
566 .end = QCE_0_BASE + QCE_SIZE - 1,
567 .flags = IORESOURCE_MEM,
568 },
569 [1] = {
570 .name = "crypto_channels",
571 .start = DMOV_CE_IN_CHAN,
572 .end = DMOV_CE_OUT_CHAN,
573 .flags = IORESOURCE_DMA,
574 },
575 [2] = {
576 .name = "crypto_crci_in",
577 .start = DMOV_CE_IN_CRCI,
578 .end = DMOV_CE_IN_CRCI,
579 .flags = IORESOURCE_DMA,
580 },
581 [3] = {
582 .name = "crypto_crci_out",
583 .start = DMOV_CE_OUT_CRCI,
584 .end = DMOV_CE_OUT_CRCI,
585 .flags = IORESOURCE_DMA,
586 },
587 [4] = {
588 .name = "crypto_crci_hash",
589 .start = DMOV_CE_HASH_CRCI,
590 .end = DMOV_CE_HASH_CRCI,
591 .flags = IORESOURCE_DMA,
592 },
593};
594
595#endif
596
597#if defined(CONFIG_CRYPTO_DEV_QCRYPTO) || \
598 defined(CONFIG_CRYPTO_DEV_QCRYPTO_MODULE)
599
600static struct msm_ce_hw_support qcrypto_ce_hw_suppport = {
601 .ce_shared = QCE_CE_SHARED,
602 .shared_ce_resource = QCE_SHARE_CE_RESOURCE,
603 .hw_key_support = QCE_HW_KEY_SUPPORT,
604 .sha_hmac = QCE_SHA_HMAC_SUPPORT,
Ramesh Masavarapu49259682011-12-02 14:00:18 -0800605 .bus_scale_table = NULL,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700606};
607
608static struct platform_device qcrypto_device = {
609 .name = "qcrypto",
610 .id = 0,
611 .num_resources = ARRAY_SIZE(qcrypto_resources),
612 .resource = qcrypto_resources,
613 .dev = {
614 .coherent_dma_mask = DMA_BIT_MASK(32),
615 .platform_data = &qcrypto_ce_hw_suppport,
616 },
617};
618#endif
619
620#if defined(CONFIG_CRYPTO_DEV_QCEDEV) || \
621 defined(CONFIG_CRYPTO_DEV_QCEDEV_MODULE)
622
623static struct msm_ce_hw_support qcedev_ce_hw_suppport = {
624 .ce_shared = QCE_CE_SHARED,
625 .shared_ce_resource = QCE_SHARE_CE_RESOURCE,
626 .hw_key_support = QCE_HW_KEY_SUPPORT,
627 .sha_hmac = QCE_SHA_HMAC_SUPPORT,
Ramesh Masavarapu49259682011-12-02 14:00:18 -0800628 .bus_scale_table = NULL,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700629};
630
631static struct platform_device qcedev_device = {
632 .name = "qce",
633 .id = 0,
634 .num_resources = ARRAY_SIZE(qcedev_resources),
635 .resource = qcedev_resources,
636 .dev = {
637 .coherent_dma_mask = DMA_BIT_MASK(32),
638 .platform_data = &qcedev_ce_hw_suppport,
639 },
640};
641#endif
642
643#if defined(CONFIG_HAPTIC_ISA1200) || \
644 defined(CONFIG_HAPTIC_ISA1200_MODULE)
645
646static const char *vregs_isa1200_name[] = {
647 "8058_s3",
648 "8901_l4",
649};
650
651static const int vregs_isa1200_val[] = {
652 1800000,/* uV */
653 2600000,
654};
655static struct regulator *vregs_isa1200[ARRAY_SIZE(vregs_isa1200_name)];
656static struct msm_xo_voter *xo_handle_a1;
657
658static int isa1200_power(int vreg_on)
Steve Mucklea55df6e2010-01-07 12:43:24 -0800659{
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700660 int i, rc = 0;
661
662 for (i = 0; i < ARRAY_SIZE(vregs_isa1200_name); i++) {
663 rc = vreg_on ? regulator_enable(vregs_isa1200[i]) :
664 regulator_disable(vregs_isa1200[i]);
665 if (rc < 0) {
666 pr_err("%s: vreg %s %s failed (%d)\n",
667 __func__, vregs_isa1200_name[i],
668 vreg_on ? "enable" : "disable", rc);
669 goto vreg_fail;
670 }
671 }
672
673 rc = vreg_on ? msm_xo_mode_vote(xo_handle_a1, MSM_XO_MODE_ON) :
674 msm_xo_mode_vote(xo_handle_a1, MSM_XO_MODE_OFF);
675 if (rc < 0) {
676 pr_err("%s: failed to %svote for TCXO A1 buffer%d\n",
677 __func__, vreg_on ? "" : "de-", rc);
678 goto vreg_fail;
679 }
680 return 0;
681
682vreg_fail:
683 while (i--)
684 !vreg_on ? regulator_enable(vregs_isa1200[i]) :
685 regulator_disable(vregs_isa1200[i]);
686 return rc;
Steve Mucklea55df6e2010-01-07 12:43:24 -0800687}
688
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700689static int isa1200_dev_setup(bool enable)
Steve Mucklea55df6e2010-01-07 12:43:24 -0800690{
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700691 int i, rc;
Steve Muckle9161d302010-02-11 11:50:40 -0800692
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700693 if (enable == true) {
694 for (i = 0; i < ARRAY_SIZE(vregs_isa1200_name); i++) {
695 vregs_isa1200[i] = regulator_get(NULL,
696 vregs_isa1200_name[i]);
697 if (IS_ERR(vregs_isa1200[i])) {
698 pr_err("%s: regulator get of %s failed (%ld)\n",
699 __func__, vregs_isa1200_name[i],
700 PTR_ERR(vregs_isa1200[i]));
701 rc = PTR_ERR(vregs_isa1200[i]);
702 goto vreg_get_fail;
703 }
704 rc = regulator_set_voltage(vregs_isa1200[i],
705 vregs_isa1200_val[i], vregs_isa1200_val[i]);
706 if (rc) {
707 pr_err("%s: regulator_set_voltage(%s) failed\n",
708 __func__, vregs_isa1200_name[i]);
709 goto vreg_get_fail;
710 }
711 }
Steve Muckle9161d302010-02-11 11:50:40 -0800712
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700713 rc = gpio_request(GPIO_HAP_SHIFT_LVL_OE, "haptics_shft_lvl_oe");
714 if (rc) {
715 pr_err("%s: unable to request gpio %d (%d)\n",
716 __func__, GPIO_HAP_SHIFT_LVL_OE, rc);
717 goto vreg_get_fail;
718 }
Steve Muckle9161d302010-02-11 11:50:40 -0800719
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700720 rc = gpio_direction_output(GPIO_HAP_SHIFT_LVL_OE, 1);
721 if (rc) {
722 pr_err("%s: Unable to set direction\n", __func__);;
723 goto free_gpio;
724 }
725
726 xo_handle_a1 = msm_xo_get(MSM_XO_TCXO_A1, "isa1200");
727 if (IS_ERR(xo_handle_a1)) {
728 rc = PTR_ERR(xo_handle_a1);
729 pr_err("%s: failed to get the handle for A1(%d)\n",
730 __func__, rc);
731 goto gpio_set_dir;
732 }
733 } else {
734 gpio_set_value(GPIO_HAP_SHIFT_LVL_OE, 0);
735 gpio_free(GPIO_HAP_SHIFT_LVL_OE);
736
737 for (i = 0; i < ARRAY_SIZE(vregs_isa1200_name); i++)
738 regulator_put(vregs_isa1200[i]);
739
740 msm_xo_put(xo_handle_a1);
741 }
742
743 return 0;
744gpio_set_dir:
745 gpio_set_value(GPIO_HAP_SHIFT_LVL_OE, 0);
746free_gpio:
747 gpio_free(GPIO_HAP_SHIFT_LVL_OE);
748vreg_get_fail:
749 while (i)
750 regulator_put(vregs_isa1200[--i]);
751 return rc;
752}
753
754#define PMIC_GPIO_HAP_ENABLE 18 /* PMIC GPIO Number 19 */
Mohan Pallaka4a1160d2011-09-09 15:17:45 +0530755#define PMIC_GPIO_HAP_LDO_ENABLE 5 /* PMIC GPIO Number 6 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700756static struct isa1200_platform_data isa1200_1_pdata = {
757 .name = "vibrator",
758 .power_on = isa1200_power,
759 .dev_setup = isa1200_dev_setup,
760 /*gpio to enable haptic*/
761 .hap_en_gpio = PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_HAP_ENABLE),
Mohan Pallaka4a1160d2011-09-09 15:17:45 +0530762 .hap_len_gpio = PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_HAP_LDO_ENABLE),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700763 .max_timeout = 15000,
764 .mode_ctrl = PWM_GEN_MODE,
765 .pwm_fd = {
766 .pwm_div = 256,
767 },
768 .is_erm = false,
769 .smart_en = true,
770 .ext_clk_en = true,
771 .chip_en = 1,
772};
773
774static struct i2c_board_info msm_isa1200_board_info[] = {
775 {
776 I2C_BOARD_INFO("isa1200_1", 0x90>>1),
777 .platform_data = &isa1200_1_pdata,
778 },
779};
780#endif
781
782#if defined(CONFIG_BATTERY_BQ27520) || \
783 defined(CONFIG_BATTERY_BQ27520_MODULE)
784static struct bq27520_platform_data bq27520_pdata = {
785 .name = "fuel-gauge",
786 .vreg_name = "8058_s3",
787 .vreg_value = 1800000,
788 .soc_int = GPIO_BATT_GAUGE_INT_N,
789 .bi_tout = GPIO_CAP_GAUGE_BI_TOUT,
790 .chip_en = GPIO_BATT_GAUGE_EN,
791 .enable_dlog = 0, /* if enable coulomb counter logger */
792};
793
794static struct i2c_board_info msm_bq27520_board_info[] = {
795 {
796 I2C_BOARD_INFO("bq27520", 0xaa>>1),
797 .platform_data = &bq27520_pdata,
798 },
799};
800#endif
801
802static struct msm_pm_platform_data msm_pm_data[MSM_PM_SLEEP_MODE_NR * 2] = {
803 [MSM_PM_MODE(0, MSM_PM_SLEEP_MODE_POWER_COLLAPSE)] = {
804 .idle_supported = 1,
805 .suspend_supported = 1,
806 .idle_enabled = 0,
807 .suspend_enabled = 0,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700808 },
809
810 [MSM_PM_MODE(0, MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE)] = {
811 .idle_supported = 1,
812 .suspend_supported = 1,
813 .idle_enabled = 0,
814 .suspend_enabled = 0,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700815 },
816
817 [MSM_PM_MODE(0, MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT)] = {
818 .idle_supported = 1,
819 .suspend_supported = 1,
820 .idle_enabled = 1,
821 .suspend_enabled = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700822 },
823
824 [MSM_PM_MODE(1, MSM_PM_SLEEP_MODE_POWER_COLLAPSE)] = {
825 .idle_supported = 1,
826 .suspend_supported = 1,
827 .idle_enabled = 0,
828 .suspend_enabled = 0,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700829 },
830
831 [MSM_PM_MODE(1, MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE)] = {
832 .idle_supported = 1,
833 .suspend_supported = 1,
834 .idle_enabled = 0,
835 .suspend_enabled = 0,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700836 },
837
838 [MSM_PM_MODE(1, MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT)] = {
839 .idle_supported = 1,
840 .suspend_supported = 1,
841 .idle_enabled = 1,
842 .suspend_enabled = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700843 },
844};
845
846static struct msm_cpuidle_state msm_cstates[] __initdata = {
847 {0, 0, "C0", "WFI",
848 MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT},
849
850 {0, 1, "C1", "STANDALONE_POWER_COLLAPSE",
851 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE},
852
853 {0, 2, "C2", "POWER_COLLAPSE",
854 MSM_PM_SLEEP_MODE_POWER_COLLAPSE},
855
856 {1, 0, "C0", "WFI",
857 MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT},
858
859 {1, 1, "C1", "STANDALONE_POWER_COLLAPSE",
860 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE},
861};
862
863static struct msm_rpmrs_level msm_rpmrs_levels[] __initdata = {
864 {
865 MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT,
866 MSM_RPMRS_LIMITS(ON, ACTIVE, MAX, ACTIVE),
867 true,
868 1, 8000, 100000, 1,
869 },
870
871 {
872 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE,
873 MSM_RPMRS_LIMITS(ON, ACTIVE, MAX, ACTIVE),
874 true,
875 1500, 5000, 60100000, 3000,
876 },
877
878 {
879 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
880 MSM_RPMRS_LIMITS(ON, ACTIVE, MAX, ACTIVE),
881 false,
882 1800, 5000, 60350000, 3500,
883 },
884 {
885 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
886 MSM_RPMRS_LIMITS(OFF, ACTIVE, MAX, ACTIVE),
887 false,
888 3800, 4500, 65350000, 5500,
889 },
890
891 {
892 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
893 MSM_RPMRS_LIMITS(ON, HSFS_OPEN, MAX, ACTIVE),
894 false,
895 2800, 2500, 66850000, 4800,
896 },
897
898 {
899 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
900 MSM_RPMRS_LIMITS(OFF, HSFS_OPEN, MAX, ACTIVE),
901 false,
902 4800, 2000, 71850000, 6800,
903 },
904
905 {
906 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
907 MSM_RPMRS_LIMITS(OFF, HSFS_OPEN, ACTIVE, RET_HIGH),
908 false,
909 6800, 500, 75850000, 8800,
910 },
911
912 {
913 MSM_PM_SLEEP_MODE_POWER_COLLAPSE,
914 MSM_RPMRS_LIMITS(OFF, HSFS_OPEN, RET_HIGH, RET_LOW),
915 false,
916 7800, 0, 76350000, 9800,
917 },
918};
919
Praveen Chidambaram78499012011-11-01 17:15:17 -0600920static struct msm_rpmrs_platform_data msm_rpmrs_data __initdata = {
921 .levels = &msm_rpmrs_levels[0],
922 .num_levels = ARRAY_SIZE(msm_rpmrs_levels),
923 .vdd_mem_levels = {
924 [MSM_RPMRS_VDD_MEM_RET_LOW] = 500,
925 [MSM_RPMRS_VDD_MEM_RET_HIGH] = 750,
926 [MSM_RPMRS_VDD_MEM_ACTIVE] = 1000,
Matt Wagantall2ecbec22012-03-13 23:18:07 -0700927 [MSM_RPMRS_VDD_MEM_MAX] = 1325,
Praveen Chidambaram78499012011-11-01 17:15:17 -0600928 },
929 .vdd_dig_levels = {
930 [MSM_RPMRS_VDD_DIG_RET_LOW] = 500,
931 [MSM_RPMRS_VDD_DIG_RET_HIGH] = 750,
932 [MSM_RPMRS_VDD_DIG_ACTIVE] = 1000,
933 [MSM_RPMRS_VDD_DIG_MAX] = 1250,
934 },
935 .vdd_mask = 0xFFF,
936 .rpmrs_target_id = {
937 [MSM_RPMRS_ID_PXO_CLK] = MSM_RPM_ID_PXO_CLK,
938 [MSM_RPMRS_ID_L2_CACHE_CTL] = MSM_RPM_ID_APPS_L2_CACHE_CTL,
939 [MSM_RPMRS_ID_VDD_DIG_0] = MSM_RPM_ID_SMPS1_0,
940 [MSM_RPMRS_ID_VDD_DIG_1] = MSM_RPM_ID_SMPS1_1,
941 [MSM_RPMRS_ID_VDD_MEM_0] = MSM_RPM_ID_SMPS0_0,
942 [MSM_RPMRS_ID_VDD_MEM_1] = MSM_RPM_ID_SMPS0_1,
943 [MSM_RPMRS_ID_RPM_CTL] = MSM_RPM_ID_TRIGGER_SET_FROM,
944 },
945};
946
Maheshkumar Sivasubramanianc6c55032011-10-25 16:01:32 -0600947static struct msm_pm_boot_platform_data msm_pm_boot_pdata __initdata = {
948 .mode = MSM_PM_BOOT_CONFIG_TZ,
949};
950
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700951#if defined(CONFIG_USB_PEHCI_HCD) || defined(CONFIG_USB_PEHCI_HCD_MODULE)
952
953#define ISP1763_INT_GPIO 117
954#define ISP1763_RST_GPIO 152
955static struct resource isp1763_resources[] = {
956 [0] = {
957 .flags = IORESOURCE_MEM,
958 .start = 0x1D000000,
959 .end = 0x1D005FFF, /* 24KB */
960 },
961 [1] = {
962 .flags = IORESOURCE_IRQ,
963 },
964};
965static void __init msm8x60_cfg_isp1763(void)
966{
967 isp1763_resources[1].start = gpio_to_irq(ISP1763_INT_GPIO);
968 isp1763_resources[1].end = gpio_to_irq(ISP1763_INT_GPIO);
969}
970
971static int isp1763_setup_gpio(int enable)
972{
973 int status = 0;
974
975 if (enable) {
976 status = gpio_request(ISP1763_INT_GPIO, "isp1763_usb");
977 if (status) {
978 pr_err("%s:Failed to request GPIO %d\n",
979 __func__, ISP1763_INT_GPIO);
980 return status;
981 }
982 status = gpio_direction_input(ISP1763_INT_GPIO);
983 if (status) {
984 pr_err("%s:Failed to configure GPIO %d\n",
985 __func__, ISP1763_INT_GPIO);
986 goto gpio_free_int;
987 }
988 status = gpio_request(ISP1763_RST_GPIO, "isp1763_usb");
989 if (status) {
990 pr_err("%s:Failed to request GPIO %d\n",
991 __func__, ISP1763_RST_GPIO);
992 goto gpio_free_int;
993 }
994 status = gpio_direction_output(ISP1763_RST_GPIO, 1);
995 if (status) {
996 pr_err("%s:Failed to configure GPIO %d\n",
997 __func__, ISP1763_RST_GPIO);
998 goto gpio_free_rst;
999 }
1000 pr_debug("\nISP GPIO configuration done\n");
1001 return status;
1002 }
1003
1004gpio_free_rst:
1005 gpio_free(ISP1763_RST_GPIO);
1006gpio_free_int:
1007 gpio_free(ISP1763_INT_GPIO);
1008
1009 return status;
1010}
1011static struct isp1763_platform_data isp1763_pdata = {
1012 .reset_gpio = ISP1763_RST_GPIO,
1013 .setup_gpio = isp1763_setup_gpio
1014};
1015
1016static struct platform_device isp1763_device = {
1017 .name = "isp1763_usb",
1018 .num_resources = ARRAY_SIZE(isp1763_resources),
1019 .resource = isp1763_resources,
1020 .dev = {
1021 .platform_data = &isp1763_pdata
1022 }
1023};
1024#endif
1025
Lena Salman57d167e2012-03-21 19:46:38 +02001026#if defined(CONFIG_USB_MSM_72K) || defined(CONFIG_USB_EHCI_MSM_72K)
Anji jonnalaeb9e60d2011-10-05 12:19:46 +05301027static struct msm_otg_platform_data msm_otg_pdata;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001028static struct regulator *ldo6_3p3;
1029static struct regulator *ldo7_1p8;
1030static struct regulator *vdd_cx;
1031#define PMICID_INT PM8058_GPIO_IRQ(PM8058_IRQ_BASE, 36)
Anji jonnalaae745e92011-11-14 18:34:31 +05301032#define PMIC_ID_GPIO 36
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001033notify_vbus_state notify_vbus_state_func_ptr;
1034static int usb_phy_susp_dig_vol = 750000;
1035static int pmic_id_notif_supported;
1036
1037#ifdef CONFIG_USB_EHCI_MSM_72K
1038#define USB_PMIC_ID_DET_DELAY msecs_to_jiffies(100)
1039struct delayed_work pmic_id_det;
1040
1041static int __init usb_id_pin_rework_setup(char *support)
1042{
1043 if (strncmp(support, "true", 4) == 0)
1044 pmic_id_notif_supported = 1;
1045
1046 return 1;
1047}
1048__setup("usb_id_pin_rework=", usb_id_pin_rework_setup);
1049
1050static void pmic_id_detect(struct work_struct *w)
1051{
1052 int val = gpio_get_value_cansleep(PM8058_GPIO_PM_TO_SYS(36));
1053 pr_debug("%s(): gpio_read_value = %d\n", __func__, val);
1054
1055 if (notify_vbus_state_func_ptr)
1056 (*notify_vbus_state_func_ptr) (val);
1057}
1058
1059static irqreturn_t pmic_id_on_irq(int irq, void *data)
1060{
1061 /*
1062 * Spurious interrupts are observed on pmic gpio line
1063 * even though there is no state change on USB ID. Schedule the
1064 * work to to allow debounce on gpio
Steve Muckle9161d302010-02-11 11:50:40 -08001065 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001066 schedule_delayed_work(&pmic_id_det, USB_PMIC_ID_DET_DELAY);
Steve Muckle9161d302010-02-11 11:50:40 -08001067
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001068 return IRQ_HANDLED;
1069}
1070
Anji jonnalaae745e92011-11-14 18:34:31 +05301071static int msm_hsusb_phy_id_setup_init(int init)
1072{
1073 unsigned ret;
1074
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05301075 struct pm8xxx_mpp_config_data hsusb_phy_mpp = {
1076 .type = PM8XXX_MPP_TYPE_D_OUTPUT,
1077 .level = PM8901_MPP_DIG_LEVEL_L5,
1078 };
1079
Anji jonnalaae745e92011-11-14 18:34:31 +05301080 if (init) {
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05301081 hsusb_phy_mpp.control = PM8XXX_MPP_DOUT_CTRL_HIGH;
1082 ret = pm8xxx_mpp_config(PM8901_MPP_PM_TO_SYS(1),
1083 &hsusb_phy_mpp);
Anji jonnalaae745e92011-11-14 18:34:31 +05301084 if (ret < 0)
1085 pr_err("%s:MPP2 configuration failed\n", __func__);
1086 } else {
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05301087 hsusb_phy_mpp.control = PM8XXX_MPP_DOUT_CTRL_LOW;
1088 ret = pm8xxx_mpp_config(PM8901_MPP_PM_TO_SYS(1),
1089 &hsusb_phy_mpp);
Anji jonnalaae745e92011-11-14 18:34:31 +05301090 if (ret < 0)
1091 pr_err("%s:MPP2 un config failed\n", __func__);
1092 }
1093 return ret;
1094}
1095
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001096static int msm_hsusb_pmic_id_notif_init(void (*callback)(int online), int init)
1097{
1098 unsigned ret = -ENODEV;
1099
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301100 struct pm_gpio pmic_id_cfg = {
Anji jonnalaae745e92011-11-14 18:34:31 +05301101 .direction = PM_GPIO_DIR_IN,
1102 .pull = PM_GPIO_PULL_UP_1P5,
1103 .function = PM_GPIO_FUNC_NORMAL,
1104 .vin_sel = 2,
1105 .inv_int_pol = 0,
1106 };
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301107 struct pm_gpio pmic_id_uncfg = {
Anji jonnalaae745e92011-11-14 18:34:31 +05301108 .direction = PM_GPIO_DIR_IN,
1109 .pull = PM_GPIO_PULL_NO,
1110 .function = PM_GPIO_FUNC_NORMAL,
1111 .vin_sel = 2,
1112 .inv_int_pol = 0,
1113 };
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001114 if (!callback)
1115 return -EINVAL;
1116
1117 if (machine_is_msm8x60_fluid())
1118 return -ENOTSUPP;
1119
1120 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) != 2) {
1121 pr_debug("%s: USB_ID pin is not routed to PMIC"
1122 "on V1 surf/ffa\n", __func__);
1123 return -ENOTSUPP;
1124 }
1125
Manu Gautam62158eb2011-11-24 16:20:46 +05301126 if ((machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa() ||
1127 machine_is_msm8x60_ffa()) && !pmic_id_notif_supported) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001128 pr_debug("%s: USB_ID is not routed to PMIC"
1129 "on V2 ffa\n", __func__);
1130 return -ENOTSUPP;
1131 }
1132
1133 usb_phy_susp_dig_vol = 500000;
1134
1135 if (init) {
1136 notify_vbus_state_func_ptr = callback;
Manu Gautame8420ef2011-11-11 15:37:21 +05301137 INIT_DELAYED_WORK(&pmic_id_det, pmic_id_detect);
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301138 ret = pm8xxx_gpio_config(PM8058_GPIO_PM_TO_SYS(PMIC_ID_GPIO),
1139 &pmic_id_cfg);
Anji jonnalaae745e92011-11-14 18:34:31 +05301140 if (ret) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301141 pr_err("%s:return val of pm8xxx_gpio_config: %d\n",
Anji jonnalaae745e92011-11-14 18:34:31 +05301142 __func__, ret);
1143 return ret;
1144 }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001145 ret = request_threaded_irq(PMICID_INT, NULL, pmic_id_on_irq,
1146 (IRQF_TRIGGER_RISING|IRQF_TRIGGER_FALLING),
1147 "msm_otg_id", NULL);
1148 if (ret) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001149 pr_err("%s:pmic_usb_id interrupt registration failed",
1150 __func__);
1151 return ret;
1152 }
Anji jonnalaeb9e60d2011-10-05 12:19:46 +05301153 msm_otg_pdata.pmic_id_irq = PMICID_INT;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001154 } else {
Anji jonnalaae745e92011-11-14 18:34:31 +05301155 usb_phy_susp_dig_vol = 750000;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001156 free_irq(PMICID_INT, 0);
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301157 ret = pm8xxx_gpio_config(PM8058_GPIO_PM_TO_SYS(PMIC_ID_GPIO),
1158 &pmic_id_uncfg);
Anji jonnalaae745e92011-11-14 18:34:31 +05301159 if (ret) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05301160 pr_err("%s: return val of pm8xxx_gpio_config: %d\n",
Anji jonnalaae745e92011-11-14 18:34:31 +05301161 __func__, ret);
1162 return ret;
1163 }
Anji jonnalaeb9e60d2011-10-05 12:19:46 +05301164 msm_otg_pdata.pmic_id_irq = 0;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001165 cancel_delayed_work_sync(&pmic_id_det);
1166 notify_vbus_state_func_ptr = NULL;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001167 }
1168 return 0;
1169}
1170#endif
1171
1172#define USB_PHY_OPERATIONAL_MIN_VDD_DIG_VOL 1000000
1173#define USB_PHY_MAX_VDD_DIG_VOL 1320000
1174static int msm_hsusb_init_vddcx(int init)
1175{
1176 int ret = 0;
1177
1178 if (init) {
1179 vdd_cx = regulator_get(NULL, "8058_s1");
1180 if (IS_ERR(vdd_cx)) {
1181 return PTR_ERR(vdd_cx);
1182 }
1183
1184 ret = regulator_set_voltage(vdd_cx,
1185 USB_PHY_OPERATIONAL_MIN_VDD_DIG_VOL,
1186 USB_PHY_MAX_VDD_DIG_VOL);
1187 if (ret) {
1188 pr_err("%s: unable to set the voltage for regulator"
1189 "vdd_cx\n", __func__);
1190 regulator_put(vdd_cx);
1191 return ret;
1192 }
1193
1194 ret = regulator_enable(vdd_cx);
1195 if (ret) {
1196 pr_err("%s: unable to enable regulator"
1197 "vdd_cx\n", __func__);
1198 regulator_put(vdd_cx);
1199 }
1200 } else {
1201 ret = regulator_disable(vdd_cx);
1202 if (ret) {
1203 pr_err("%s: Unable to disable the regulator:"
1204 "vdd_cx\n", __func__);
1205 return ret;
1206 }
1207
1208 regulator_put(vdd_cx);
1209 }
1210
1211 return ret;
1212}
1213
1214static int msm_hsusb_config_vddcx(int high)
1215{
1216 int max_vol = USB_PHY_MAX_VDD_DIG_VOL;
1217 int min_vol;
1218 int ret;
1219
1220 if (high)
1221 min_vol = USB_PHY_OPERATIONAL_MIN_VDD_DIG_VOL;
1222 else
1223 min_vol = usb_phy_susp_dig_vol;
1224
1225 ret = regulator_set_voltage(vdd_cx, min_vol, max_vol);
1226 if (ret) {
1227 pr_err("%s: unable to set the voltage for regulator"
1228 "vdd_cx\n", __func__);
1229 return ret;
1230 }
1231
1232 pr_debug("%s: min_vol:%d max_vol:%d\n", __func__, min_vol, max_vol);
1233
1234 return ret;
1235}
1236
1237#define USB_PHY_3P3_VOL_MIN 3050000 /* uV */
1238#define USB_PHY_3P3_VOL_MAX 3050000 /* uV */
1239#define USB_PHY_3P3_HPM_LOAD 50000 /* uA */
1240#define USB_PHY_3P3_LPM_LOAD 4000 /* uA */
1241
1242#define USB_PHY_1P8_VOL_MIN 1800000 /* uV */
1243#define USB_PHY_1P8_VOL_MAX 1800000 /* uV */
1244#define USB_PHY_1P8_HPM_LOAD 50000 /* uA */
1245#define USB_PHY_1P8_LPM_LOAD 4000 /* uA */
1246static int msm_hsusb_ldo_init(int init)
1247{
1248 int rc = 0;
1249
1250 if (init) {
1251 ldo6_3p3 = regulator_get(NULL, "8058_l6");
1252 if (IS_ERR(ldo6_3p3))
1253 return PTR_ERR(ldo6_3p3);
1254
1255 ldo7_1p8 = regulator_get(NULL, "8058_l7");
1256 if (IS_ERR(ldo7_1p8)) {
1257 rc = PTR_ERR(ldo7_1p8);
1258 goto put_3p3;
1259 }
1260
1261 rc = regulator_set_voltage(ldo6_3p3, USB_PHY_3P3_VOL_MIN,
1262 USB_PHY_3P3_VOL_MAX);
1263 if (rc) {
1264 pr_err("%s: Unable to set voltage level for"
1265 "ldo6_3p3 regulator\n", __func__);
1266 goto put_1p8;
1267 }
1268 rc = regulator_enable(ldo6_3p3);
1269 if (rc) {
1270 pr_err("%s: Unable to enable the regulator:"
1271 "ldo6_3p3\n", __func__);
1272 goto put_1p8;
1273 }
1274 rc = regulator_set_voltage(ldo7_1p8, USB_PHY_1P8_VOL_MIN,
1275 USB_PHY_1P8_VOL_MAX);
1276 if (rc) {
1277 pr_err("%s: Unable to set voltage level for"
1278 "ldo7_1p8 regulator\n", __func__);
1279 goto disable_3p3;
1280 }
1281 rc = regulator_enable(ldo7_1p8);
1282 if (rc) {
1283 pr_err("%s: Unable to enable the regulator:"
1284 "ldo7_1p8\n", __func__);
1285 goto disable_3p3;
1286 }
1287
1288 return 0;
1289 }
1290
1291 regulator_disable(ldo7_1p8);
1292disable_3p3:
1293 regulator_disable(ldo6_3p3);
1294put_1p8:
1295 regulator_put(ldo7_1p8);
1296put_3p3:
1297 regulator_put(ldo6_3p3);
1298 return rc;
1299}
1300
1301static int msm_hsusb_ldo_enable(int on)
1302{
1303 int ret = 0;
1304
1305 if (!ldo7_1p8 || IS_ERR(ldo7_1p8)) {
1306 pr_err("%s: ldo7_1p8 is not initialized\n", __func__);
1307 return -ENODEV;
1308 }
1309
1310 if (!ldo6_3p3 || IS_ERR(ldo6_3p3)) {
1311 pr_err("%s: ldo6_3p3 is not initialized\n", __func__);
1312 return -ENODEV;
1313 }
1314
1315 if (on) {
1316 ret = regulator_set_optimum_mode(ldo7_1p8,
1317 USB_PHY_1P8_HPM_LOAD);
1318 if (ret < 0) {
1319 pr_err("%s: Unable to set HPM of the regulator:"
1320 "ldo7_1p8\n", __func__);
1321 return ret;
1322 }
1323 ret = regulator_set_optimum_mode(ldo6_3p3,
1324 USB_PHY_3P3_HPM_LOAD);
1325 if (ret < 0) {
1326 pr_err("%s: Unable to set HPM of the regulator:"
1327 "ldo6_3p3\n", __func__);
1328 regulator_set_optimum_mode(ldo7_1p8,
1329 USB_PHY_1P8_LPM_LOAD);
1330 return ret;
1331 }
1332 } else {
1333 ret = regulator_set_optimum_mode(ldo7_1p8,
1334 USB_PHY_1P8_LPM_LOAD);
1335 if (ret < 0)
1336 pr_err("%s: Unable to set LPM of the regulator:"
1337 "ldo7_1p8\n", __func__);
1338 ret = regulator_set_optimum_mode(ldo6_3p3,
1339 USB_PHY_3P3_LPM_LOAD);
1340 if (ret < 0)
1341 pr_err("%s: Unable to set LPM of the regulator:"
1342 "ldo6_3p3\n", __func__);
1343 }
1344
1345 pr_debug("reg (%s)\n", on ? "HPM" : "LPM");
1346 return ret < 0 ? ret : 0;
1347 }
1348#endif
1349#ifdef CONFIG_USB_EHCI_MSM_72K
1350#if defined(CONFIG_SMB137B_CHARGER) || defined(CONFIG_SMB137B_CHARGER_MODULE)
1351static void msm_hsusb_smb137b_vbus_power(unsigned phy_info, int on)
1352{
1353 static int vbus_is_on;
1354
1355 /* If VBUS is already on (or off), do nothing. */
1356 if (on == vbus_is_on)
1357 return;
1358 smb137b_otg_power(on);
1359 vbus_is_on = on;
1360}
1361#endif
1362static void msm_hsusb_vbus_power(unsigned phy_info, int on)
1363{
1364 static struct regulator *votg_5v_switch;
1365 static struct regulator *ext_5v_reg;
1366 static int vbus_is_on;
1367
1368 /* If VBUS is already on (or off), do nothing. */
1369 if (on == vbus_is_on)
1370 return;
1371
1372 if (!votg_5v_switch) {
1373 votg_5v_switch = regulator_get(NULL, "8901_usb_otg");
1374 if (IS_ERR(votg_5v_switch)) {
1375 pr_err("%s: unable to get votg_5v_switch\n", __func__);
1376 return;
1377 }
1378 }
1379 if (!ext_5v_reg) {
1380 ext_5v_reg = regulator_get(NULL, "8901_mpp0");
1381 if (IS_ERR(ext_5v_reg)) {
1382 pr_err("%s: unable to get ext_5v_reg\n", __func__);
1383 return;
1384 }
1385 }
1386 if (on) {
1387 if (regulator_enable(ext_5v_reg)) {
1388 pr_err("%s: Unable to enable the regulator:"
1389 " ext_5v_reg\n", __func__);
1390 return;
1391 }
1392 if (regulator_enable(votg_5v_switch)) {
1393 pr_err("%s: Unable to enable the regulator:"
1394 " votg_5v_switch\n", __func__);
1395 return;
1396 }
1397 } else {
1398 if (regulator_disable(votg_5v_switch))
1399 pr_err("%s: Unable to enable the regulator:"
1400 " votg_5v_switch\n", __func__);
1401 if (regulator_disable(ext_5v_reg))
1402 pr_err("%s: Unable to enable the regulator:"
1403 " ext_5v_reg\n", __func__);
1404 }
1405
1406 vbus_is_on = on;
1407}
1408
1409static struct msm_usb_host_platform_data msm_usb_host_pdata = {
1410 .phy_info = (USB_PHY_INTEGRATED | USB_PHY_MODEL_45NM),
1411 .power_budget = 390,
1412};
1413#endif
1414
1415#ifdef CONFIG_BATTERY_MSM8X60
1416static int msm_hsusb_pmic_vbus_notif_init(void (*callback)(int online),
1417 int init)
1418{
1419 int ret = -ENOTSUPP;
1420
1421#if defined(CONFIG_SMB137B_CHARGER) || defined(CONFIG_SMB137B_CHARGER_MODULE)
1422 if (machine_is_msm8x60_fluid()) {
1423 if (init)
1424 msm_charger_register_vbus_sn(callback);
1425 else
1426 msm_charger_unregister_vbus_sn(callback);
1427 return 0;
1428 }
1429#endif
1430 /* ID and VBUS lines are connected to pmic on 8660.V2.SURF,
1431 * hence, irrespective of either peripheral only mode or
1432 * OTG (host and peripheral) modes, can depend on pmic for
1433 * vbus notifications
Steve Muckle9161d302010-02-11 11:50:40 -08001434 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001435 if ((SOCINFO_VERSION_MAJOR(socinfo_get_version()) == 2)
1436 && (machine_is_msm8x60_surf() ||
1437 pmic_id_notif_supported)) {
1438 if (init)
1439 ret = msm_charger_register_vbus_sn(callback);
1440 else {
1441 msm_charger_unregister_vbus_sn(callback);
1442 ret = 0;
1443 }
1444 } else {
1445#if !defined(CONFIG_USB_EHCI_MSM_72K)
1446 if (init)
1447 ret = msm_charger_register_vbus_sn(callback);
1448 else {
1449 msm_charger_unregister_vbus_sn(callback);
1450 ret = 0;
1451 }
1452#endif
1453 }
1454 return ret;
1455}
1456#endif
1457
Lena Salman57d167e2012-03-21 19:46:38 +02001458#if defined(CONFIG_USB_MSM_72K) || defined(CONFIG_USB_EHCI_MSM_72K)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001459static struct msm_otg_platform_data msm_otg_pdata = {
1460 /* if usb link is in sps there is no need for
1461 * usb pclk as dayatona fabric clock will be
1462 * used instead
1463 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001464 .pemp_level = PRE_EMPHASIS_WITH_20_PERCENT,
1465 .cdr_autoreset = CDR_AUTO_RESET_DISABLE,
1466 .se1_gating = SE1_GATING_DISABLE,
Chandra Devireddyb3fc78c2011-08-30 17:25:55 +05301467 .bam_disable = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001468#ifdef CONFIG_USB_EHCI_MSM_72K
1469 .pmic_id_notif_init = msm_hsusb_pmic_id_notif_init,
Anji jonnalaae745e92011-11-14 18:34:31 +05301470 .phy_id_setup_init = msm_hsusb_phy_id_setup_init,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001471#endif
1472#ifdef CONFIG_USB_EHCI_MSM_72K
1473 .vbus_power = msm_hsusb_vbus_power,
1474#endif
1475#ifdef CONFIG_BATTERY_MSM8X60
1476 .pmic_vbus_notif_init = msm_hsusb_pmic_vbus_notif_init,
1477#endif
1478 .ldo_init = msm_hsusb_ldo_init,
1479 .ldo_enable = msm_hsusb_ldo_enable,
1480 .config_vddcx = msm_hsusb_config_vddcx,
1481 .init_vddcx = msm_hsusb_init_vddcx,
1482#ifdef CONFIG_BATTERY_MSM8X60
1483 .chg_vbus_draw = msm_charger_vbus_draw,
1484#endif
1485};
1486#endif
1487
Lena Salman57d167e2012-03-21 19:46:38 +02001488#ifdef CONFIG_USB_MSM_72K
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001489static struct msm_hsusb_gadget_platform_data msm_gadget_pdata = {
1490 .is_phy_status_timer_on = 1,
1491};
1492#endif
1493
1494#ifdef CONFIG_USB_G_ANDROID
1495
1496#define PID_MAGIC_ID 0x71432909
1497#define SERIAL_NUM_MAGIC_ID 0x61945374
1498#define SERIAL_NUMBER_LENGTH 127
1499#define DLOAD_USB_BASE_ADD 0x2A05F0C8
1500
1501struct magic_num_struct {
1502 uint32_t pid;
1503 uint32_t serial_num;
1504};
1505
1506struct dload_struct {
1507 uint32_t reserved1;
1508 uint32_t reserved2;
1509 uint32_t reserved3;
1510 uint16_t reserved4;
1511 uint16_t pid;
1512 char serial_number[SERIAL_NUMBER_LENGTH];
1513 uint16_t reserved5;
1514 struct magic_num_struct
1515 magic_struct;
1516};
1517
1518static int usb_diag_update_pid_and_serial_num(uint32_t pid, const char *snum)
1519{
1520 struct dload_struct __iomem *dload = 0;
1521
1522 dload = ioremap(DLOAD_USB_BASE_ADD, sizeof(*dload));
1523 if (!dload) {
1524 pr_err("%s: cannot remap I/O memory region: %08x\n",
1525 __func__, DLOAD_USB_BASE_ADD);
1526 return -ENXIO;
1527 }
1528
1529 pr_debug("%s: dload:%p pid:%x serial_num:%s\n",
1530 __func__, dload, pid, snum);
1531 /* update pid */
1532 dload->magic_struct.pid = PID_MAGIC_ID;
1533 dload->pid = pid;
1534
1535 /* update serial number */
1536 dload->magic_struct.serial_num = 0;
1537 if (!snum)
1538 return 0;
1539
1540 dload->magic_struct.serial_num = SERIAL_NUM_MAGIC_ID;
1541 strncpy(dload->serial_number, snum, SERIAL_NUMBER_LENGTH);
1542 dload->serial_number[SERIAL_NUMBER_LENGTH - 1] = '\0';
1543
1544 iounmap(dload);
1545
1546 return 0;
1547}
1548
1549static struct android_usb_platform_data android_usb_pdata = {
1550 .update_pid_and_serial_num = usb_diag_update_pid_and_serial_num,
1551};
1552
1553static struct platform_device android_usb_device = {
1554 .name = "android_usb",
1555 .id = -1,
1556 .dev = {
1557 .platform_data = &android_usb_pdata,
1558 },
1559};
1560
1561
1562#endif
Stepan Moskovchenkofc70d902011-11-30 12:39:36 -08001563
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001564#ifdef CONFIG_MSM_VPE
1565static struct resource msm_vpe_resources[] = {
1566 {
1567 .start = 0x05300000,
1568 .end = 0x05300000 + SZ_1M - 1,
1569 .flags = IORESOURCE_MEM,
1570 },
1571 {
1572 .start = INT_VPE,
1573 .end = INT_VPE,
1574 .flags = IORESOURCE_IRQ,
1575 },
1576};
1577
1578static struct platform_device msm_vpe_device = {
1579 .name = "msm_vpe",
1580 .id = 0,
1581 .num_resources = ARRAY_SIZE(msm_vpe_resources),
1582 .resource = msm_vpe_resources,
1583};
1584#endif
1585
1586#ifdef CONFIG_MSM_CAMERA
1587#ifdef CONFIG_MSM_CAMERA_FLASH
1588#define VFE_CAMIF_TIMER1_GPIO 29
1589#define VFE_CAMIF_TIMER2_GPIO 30
1590#define VFE_CAMIF_TIMER3_GPIO_INT 31
1591#define FUSION_VFE_CAMIF_TIMER1_GPIO 42
1592static struct msm_camera_sensor_flash_src msm_flash_src = {
1593 .flash_sr_type = MSM_CAMERA_FLASH_SRC_PMIC,
1594 ._fsrc.pmic_src.num_of_src = 2,
1595 ._fsrc.pmic_src.low_current = 100,
1596 ._fsrc.pmic_src.high_current = 300,
1597 ._fsrc.pmic_src.led_src_1 = PMIC8058_ID_FLASH_LED_0,
1598 ._fsrc.pmic_src.led_src_2 = PMIC8058_ID_FLASH_LED_1,
1599 ._fsrc.pmic_src.pmic_set_current = pm8058_set_flash_led_current,
1600};
1601#ifdef CONFIG_IMX074
1602static struct msm_camera_sensor_strobe_flash_data strobe_flash_xenon = {
1603 .flash_trigger = VFE_CAMIF_TIMER2_GPIO,
1604 .flash_charge = VFE_CAMIF_TIMER1_GPIO,
1605 .flash_charge_done = VFE_CAMIF_TIMER3_GPIO_INT,
1606 .flash_recharge_duration = 50000,
1607 .irq = MSM_GPIO_TO_INT(VFE_CAMIF_TIMER3_GPIO_INT),
1608};
1609#endif
1610#endif
1611
1612int msm_cam_gpio_tbl[] = {
1613 32,/*CAMIF_MCLK*/
1614 47,/*CAMIF_I2C_DATA*/
1615 48,/*CAMIF_I2C_CLK*/
1616 105,/*STANDBY*/
1617};
1618
1619enum msm_cam_stat{
1620 MSM_CAM_OFF,
1621 MSM_CAM_ON,
1622};
1623
1624static int config_gpio_table(enum msm_cam_stat stat)
1625{
1626 int rc = 0, i = 0;
1627 if (stat == MSM_CAM_ON) {
1628 for (i = 0; i < ARRAY_SIZE(msm_cam_gpio_tbl); i++) {
1629 rc = gpio_request(msm_cam_gpio_tbl[i], "CAM_GPIO");
1630 if (unlikely(rc < 0)) {
1631 pr_err("%s not able to get gpio\n", __func__);
1632 for (i--; i >= 0; i--)
1633 gpio_free(msm_cam_gpio_tbl[i]);
1634 break;
1635 }
1636 }
1637 } else {
1638 for (i = 0; i < ARRAY_SIZE(msm_cam_gpio_tbl); i++)
1639 gpio_free(msm_cam_gpio_tbl[i]);
1640 }
1641 return rc;
1642}
1643
1644static struct msm_camera_sensor_platform_info sensor_board_info = {
1645 .mount_angle = 0
1646};
1647
1648/*external regulator VREG_5V*/
1649static struct regulator *reg_flash_5V;
1650
1651static int config_camera_on_gpios_fluid(void)
1652{
1653 int rc = 0;
1654
1655 reg_flash_5V = regulator_get(NULL, "8901_mpp0");
1656 if (IS_ERR(reg_flash_5V)) {
1657 pr_err("'%s' regulator not found, rc=%ld\n",
1658 "8901_mpp0", IS_ERR(reg_flash_5V));
1659 return -ENODEV;
1660 }
1661
1662 rc = regulator_enable(reg_flash_5V);
1663 if (rc) {
1664 pr_err("'%s' regulator enable failed, rc=%d\n",
1665 "8901_mpp0", rc);
1666 regulator_put(reg_flash_5V);
1667 return rc;
1668 }
1669
1670#ifdef CONFIG_IMX074
1671 sensor_board_info.mount_angle = 90;
1672#endif
1673 rc = config_gpio_table(MSM_CAM_ON);
1674 if (rc < 0) {
1675 printk(KERN_ERR "%s: CAMSENSOR gpio table request"
1676 "failed\n", __func__);
1677 return rc;
1678 }
1679
1680 rc = gpio_request(GPIO_EXT_CAMIF_PWR_EN, "CAM_EN");
1681 if (rc < 0) {
1682 printk(KERN_ERR "%s: CAMSENSOR gpio %d request"
1683 "failed\n", __func__, GPIO_EXT_CAMIF_PWR_EN);
1684 regulator_disable(reg_flash_5V);
1685 regulator_put(reg_flash_5V);
1686 return rc;
1687 }
1688 gpio_direction_output(GPIO_EXT_CAMIF_PWR_EN, 0);
1689 msleep(20);
1690 gpio_set_value_cansleep(GPIO_EXT_CAMIF_PWR_EN, 1);
1691
1692
1693 /*Enable LED_FLASH_EN*/
1694 rc = gpio_request(GPIO_LED_FLASH_EN, "LED_FLASH_EN");
1695 if (rc < 0) {
1696 printk(KERN_ERR "%s: CAMSENSOR gpio %d request"
1697 "failed\n", __func__, GPIO_LED_FLASH_EN);
1698
1699 regulator_disable(reg_flash_5V);
1700 regulator_put(reg_flash_5V);
1701 config_gpio_table(MSM_CAM_OFF);
1702 gpio_set_value_cansleep(GPIO_EXT_CAMIF_PWR_EN, 0);
1703 gpio_free(GPIO_EXT_CAMIF_PWR_EN);
1704 return rc;
1705 }
1706 gpio_direction_output(GPIO_LED_FLASH_EN, 1);
1707 msleep(20);
1708 return rc;
1709}
1710
1711
1712static void config_camera_off_gpios_fluid(void)
1713{
1714 regulator_disable(reg_flash_5V);
1715 regulator_put(reg_flash_5V);
1716
1717 gpio_direction_output(GPIO_LED_FLASH_EN, 0);
1718 gpio_free(GPIO_LED_FLASH_EN);
1719
1720 config_gpio_table(MSM_CAM_OFF);
1721
1722 gpio_set_value_cansleep(GPIO_EXT_CAMIF_PWR_EN, 0);
1723 gpio_free(GPIO_EXT_CAMIF_PWR_EN);
1724}
1725static int config_camera_on_gpios(void)
1726{
1727 int rc = 0;
1728
1729 if (machine_is_msm8x60_fluid())
1730 return config_camera_on_gpios_fluid();
1731
1732 rc = config_gpio_table(MSM_CAM_ON);
1733 if (rc < 0) {
1734 printk(KERN_ERR "%s: CAMSENSOR gpio table request"
1735 "failed\n", __func__);
1736 return rc;
1737 }
1738
Jilai Wang971f97f2011-07-13 14:25:25 -04001739 if (!machine_is_msm8x60_dragon()) {
1740 rc = gpio_request(GPIO_EXT_CAMIF_PWR_EN, "CAM_EN");
1741 if (rc < 0) {
1742 config_gpio_table(MSM_CAM_OFF);
1743 pr_err("%s: CAMSENSOR gpio %d request"
1744 "failed\n", __func__, GPIO_EXT_CAMIF_PWR_EN);
1745 return rc;
1746 }
1747 gpio_direction_output(GPIO_EXT_CAMIF_PWR_EN, 0);
1748 msleep(20);
1749 gpio_set_value_cansleep(GPIO_EXT_CAMIF_PWR_EN, 1);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001750 }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001751
1752#ifdef CONFIG_MSM_CAMERA_FLASH
1753#ifdef CONFIG_IMX074
1754 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa())
1755 strobe_flash_xenon.flash_charge = FUSION_VFE_CAMIF_TIMER1_GPIO;
1756#endif
1757#endif
1758 return rc;
1759}
1760
1761static void config_camera_off_gpios(void)
1762{
1763 if (machine_is_msm8x60_fluid())
1764 return config_camera_off_gpios_fluid();
1765
1766
1767 config_gpio_table(MSM_CAM_OFF);
1768
Jilai Wang971f97f2011-07-13 14:25:25 -04001769 if (!machine_is_msm8x60_dragon()) {
1770 gpio_set_value_cansleep(GPIO_EXT_CAMIF_PWR_EN, 0);
1771 gpio_free(GPIO_EXT_CAMIF_PWR_EN);
1772 }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001773}
1774
1775#ifdef CONFIG_QS_S5K4E1
1776
1777#define QS_CAM_HC37_CAM_PD PM8058_GPIO_PM_TO_SYS(26)
1778
1779static int config_camera_on_gpios_qs_cam_fluid(void)
1780{
1781 int rc = 0;
1782
1783 /* request QS_CAM_HC37_CAM_PD as an output to HC37 ASIC pin CAM_PD */
1784 rc = gpio_request(QS_CAM_HC37_CAM_PD, "QS_CAM_HC37_CAM_PD");
1785 if (rc < 0) {
1786 printk(KERN_ERR "%s: QS_CAM_HC37_CAM_PD gpio %d request"
1787 " failed\n", __func__, QS_CAM_HC37_CAM_PD);
1788 return rc;
1789 }
1790 gpio_direction_output(QS_CAM_HC37_CAM_PD, 0);
1791 msleep(20);
1792 gpio_set_value_cansleep(QS_CAM_HC37_CAM_PD, 1);
1793 msleep(20);
1794
1795 /*
1796 * Set GPIO_AUX_CAM_2P7_EN to 1 on North Expander IO2
1797 * to enable 2.7V power to Camera
1798 */
1799 rc = gpio_request(GPIO_AUX_CAM_2P7_EN, "CAM_2P7_EN");
1800 if (rc < 0) {
1801 printk(KERN_ERR "%s: CAMSENSOR gpio %d request"
1802 " failed\n", __func__, GPIO_AUX_CAM_2P7_EN);
1803 gpio_set_value_cansleep(QS_CAM_HC37_CAM_PD, 0);
1804 gpio_free(QS_CAM_HC37_CAM_PD);
1805 return rc;
1806 }
1807 gpio_direction_output(GPIO_AUX_CAM_2P7_EN, 0);
1808 msleep(20);
1809 gpio_set_value_cansleep(GPIO_AUX_CAM_2P7_EN, 1);
1810 msleep(20);
1811
1812 rc = config_camera_on_gpios_fluid();
1813 if (rc < 0) {
1814 printk(KERN_ERR "%s: config_camera_on_gpios_fluid"
1815 " failed\n", __func__);
1816 gpio_set_value_cansleep(QS_CAM_HC37_CAM_PD, 0);
1817 gpio_free(QS_CAM_HC37_CAM_PD);
1818 gpio_set_value_cansleep(GPIO_AUX_CAM_2P7_EN, 0);
1819 gpio_free(GPIO_AUX_CAM_2P7_EN);
1820 return rc;
1821 }
1822 return rc;
1823}
1824
1825static void config_camera_off_gpios_qs_cam_fluid(void)
1826{
1827 /*
1828 * Set GPIO_AUX_CAM_2P7_EN to 0 on North Expander IO2
1829 * to disable 2.7V power to Camera
1830 */
1831 gpio_set_value_cansleep(GPIO_AUX_CAM_2P7_EN, 0);
1832 gpio_free(GPIO_AUX_CAM_2P7_EN);
1833
1834 /* set QS_CAM_HC37_CAM_PD to 0 to power off HC37 ASIC*/
1835 gpio_set_value_cansleep(QS_CAM_HC37_CAM_PD, 0);
1836 gpio_free(QS_CAM_HC37_CAM_PD);
1837
1838 config_camera_off_gpios_fluid();
1839 return;
1840}
1841
1842static int config_camera_on_gpios_qs_cam(void)
1843{
1844 int rc = 0;
1845
1846 if (machine_is_msm8x60_fluid())
1847 return config_camera_on_gpios_qs_cam_fluid();
1848
1849 rc = config_camera_on_gpios();
1850 return rc;
1851}
1852
1853static void config_camera_off_gpios_qs_cam(void)
1854{
1855 if (machine_is_msm8x60_fluid())
1856 return config_camera_off_gpios_qs_cam_fluid();
1857
1858 config_camera_off_gpios();
1859 return;
1860}
1861#endif
1862
1863static int config_camera_on_gpios_web_cam(void)
1864{
1865 int rc = 0;
1866 rc = config_gpio_table(MSM_CAM_ON);
1867 if (rc < 0) {
1868 printk(KERN_ERR "%s: CAMSENSOR gpio table request"
1869 "failed\n", __func__);
1870 return rc;
1871 }
1872
Jilai Wang53d27a82011-07-13 14:32:58 -04001873 if (!(machine_is_msm8x60_fluid() || machine_is_msm8x60_dragon())) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001874 rc = gpio_request(GPIO_WEB_CAMIF_STANDBY, "CAM_EN");
1875 if (rc < 0) {
1876 config_gpio_table(MSM_CAM_OFF);
1877 pr_err(KERN_ERR "%s: CAMSENSOR gpio %d request"
1878 "failed\n", __func__, GPIO_WEB_CAMIF_STANDBY);
1879 return rc;
1880 }
1881 gpio_direction_output(GPIO_WEB_CAMIF_STANDBY, 0);
1882 }
1883 return rc;
1884}
1885
1886static void config_camera_off_gpios_web_cam(void)
1887{
1888 config_gpio_table(MSM_CAM_OFF);
Jilai Wang53d27a82011-07-13 14:32:58 -04001889 if (!(machine_is_msm8x60_fluid() || machine_is_msm8x60_dragon())) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001890 gpio_set_value_cansleep(GPIO_WEB_CAMIF_STANDBY, 1);
1891 gpio_free(GPIO_WEB_CAMIF_STANDBY);
1892 }
1893 return;
1894}
1895
1896#ifdef CONFIG_MSM_BUS_SCALING
1897static struct msm_bus_vectors cam_init_vectors[] = {
1898 {
1899 .src = MSM_BUS_MASTER_VFE,
1900 .dst = MSM_BUS_SLAVE_SMI,
1901 .ab = 0,
1902 .ib = 0,
1903 },
1904 {
1905 .src = MSM_BUS_MASTER_VFE,
1906 .dst = MSM_BUS_SLAVE_EBI_CH0,
1907 .ab = 0,
1908 .ib = 0,
1909 },
1910 {
1911 .src = MSM_BUS_MASTER_VPE,
1912 .dst = MSM_BUS_SLAVE_SMI,
1913 .ab = 0,
1914 .ib = 0,
1915 },
1916 {
1917 .src = MSM_BUS_MASTER_VPE,
1918 .dst = MSM_BUS_SLAVE_EBI_CH0,
1919 .ab = 0,
1920 .ib = 0,
1921 },
1922 {
1923 .src = MSM_BUS_MASTER_JPEG_ENC,
1924 .dst = MSM_BUS_SLAVE_SMI,
1925 .ab = 0,
1926 .ib = 0,
1927 },
1928 {
1929 .src = MSM_BUS_MASTER_JPEG_ENC,
1930 .dst = MSM_BUS_SLAVE_EBI_CH0,
1931 .ab = 0,
1932 .ib = 0,
1933 },
1934};
1935
1936static struct msm_bus_vectors cam_preview_vectors[] = {
1937 {
1938 .src = MSM_BUS_MASTER_VFE,
1939 .dst = MSM_BUS_SLAVE_SMI,
1940 .ab = 0,
1941 .ib = 0,
1942 },
1943 {
1944 .src = MSM_BUS_MASTER_VFE,
1945 .dst = MSM_BUS_SLAVE_EBI_CH0,
1946 .ab = 283115520,
1947 .ib = 452984832,
1948 },
1949 {
1950 .src = MSM_BUS_MASTER_VPE,
1951 .dst = MSM_BUS_SLAVE_SMI,
1952 .ab = 0,
1953 .ib = 0,
1954 },
1955 {
1956 .src = MSM_BUS_MASTER_VPE,
1957 .dst = MSM_BUS_SLAVE_EBI_CH0,
1958 .ab = 0,
1959 .ib = 0,
1960 },
1961 {
1962 .src = MSM_BUS_MASTER_JPEG_ENC,
1963 .dst = MSM_BUS_SLAVE_SMI,
1964 .ab = 0,
1965 .ib = 0,
1966 },
1967 {
1968 .src = MSM_BUS_MASTER_JPEG_ENC,
1969 .dst = MSM_BUS_SLAVE_EBI_CH0,
1970 .ab = 0,
1971 .ib = 0,
1972 },
1973};
1974
1975static struct msm_bus_vectors cam_video_vectors[] = {
1976 {
1977 .src = MSM_BUS_MASTER_VFE,
1978 .dst = MSM_BUS_SLAVE_SMI,
1979 .ab = 283115520,
1980 .ib = 452984832,
1981 },
1982 {
1983 .src = MSM_BUS_MASTER_VFE,
1984 .dst = MSM_BUS_SLAVE_EBI_CH0,
1985 .ab = 283115520,
1986 .ib = 452984832,
1987 },
1988 {
1989 .src = MSM_BUS_MASTER_VPE,
1990 .dst = MSM_BUS_SLAVE_SMI,
1991 .ab = 319610880,
1992 .ib = 511377408,
1993 },
1994 {
1995 .src = MSM_BUS_MASTER_VPE,
1996 .dst = MSM_BUS_SLAVE_EBI_CH0,
1997 .ab = 0,
1998 .ib = 0,
1999 },
2000 {
2001 .src = MSM_BUS_MASTER_JPEG_ENC,
2002 .dst = MSM_BUS_SLAVE_SMI,
2003 .ab = 0,
2004 .ib = 0,
2005 },
2006 {
2007 .src = MSM_BUS_MASTER_JPEG_ENC,
2008 .dst = MSM_BUS_SLAVE_EBI_CH0,
2009 .ab = 0,
2010 .ib = 0,
2011 },
2012};
2013
2014static struct msm_bus_vectors cam_snapshot_vectors[] = {
2015 {
2016 .src = MSM_BUS_MASTER_VFE,
2017 .dst = MSM_BUS_SLAVE_SMI,
2018 .ab = 566231040,
2019 .ib = 905969664,
2020 },
2021 {
2022 .src = MSM_BUS_MASTER_VFE,
2023 .dst = MSM_BUS_SLAVE_EBI_CH0,
2024 .ab = 69984000,
2025 .ib = 111974400,
2026 },
2027 {
2028 .src = MSM_BUS_MASTER_VPE,
2029 .dst = MSM_BUS_SLAVE_SMI,
2030 .ab = 0,
2031 .ib = 0,
2032 },
2033 {
2034 .src = MSM_BUS_MASTER_VPE,
2035 .dst = MSM_BUS_SLAVE_EBI_CH0,
2036 .ab = 0,
2037 .ib = 0,
2038 },
2039 {
2040 .src = MSM_BUS_MASTER_JPEG_ENC,
2041 .dst = MSM_BUS_SLAVE_SMI,
2042 .ab = 320864256,
2043 .ib = 513382810,
2044 },
2045 {
2046 .src = MSM_BUS_MASTER_JPEG_ENC,
2047 .dst = MSM_BUS_SLAVE_EBI_CH0,
2048 .ab = 320864256,
2049 .ib = 513382810,
2050 },
2051};
2052
2053static struct msm_bus_vectors cam_zsl_vectors[] = {
2054 {
2055 .src = MSM_BUS_MASTER_VFE,
2056 .dst = MSM_BUS_SLAVE_SMI,
2057 .ab = 566231040,
2058 .ib = 905969664,
2059 },
2060 {
2061 .src = MSM_BUS_MASTER_VFE,
2062 .dst = MSM_BUS_SLAVE_EBI_CH0,
2063 .ab = 706199040,
2064 .ib = 1129918464,
2065 },
2066 {
2067 .src = MSM_BUS_MASTER_VPE,
2068 .dst = MSM_BUS_SLAVE_SMI,
2069 .ab = 0,
2070 .ib = 0,
2071 },
2072 {
2073 .src = MSM_BUS_MASTER_VPE,
2074 .dst = MSM_BUS_SLAVE_EBI_CH0,
2075 .ab = 0,
2076 .ib = 0,
2077 },
2078 {
2079 .src = MSM_BUS_MASTER_JPEG_ENC,
2080 .dst = MSM_BUS_SLAVE_SMI,
2081 .ab = 320864256,
2082 .ib = 513382810,
2083 },
2084 {
2085 .src = MSM_BUS_MASTER_JPEG_ENC,
2086 .dst = MSM_BUS_SLAVE_EBI_CH0,
2087 .ab = 320864256,
2088 .ib = 513382810,
2089 },
2090};
2091
2092static struct msm_bus_vectors cam_stereo_video_vectors[] = {
2093 {
2094 .src = MSM_BUS_MASTER_VFE,
2095 .dst = MSM_BUS_SLAVE_SMI,
2096 .ab = 212336640,
2097 .ib = 339738624,
2098 },
2099 {
2100 .src = MSM_BUS_MASTER_VFE,
2101 .dst = MSM_BUS_SLAVE_EBI_CH0,
2102 .ab = 25090560,
2103 .ib = 40144896,
2104 },
2105 {
2106 .src = MSM_BUS_MASTER_VPE,
2107 .dst = MSM_BUS_SLAVE_SMI,
2108 .ab = 239708160,
2109 .ib = 383533056,
2110 },
2111 {
2112 .src = MSM_BUS_MASTER_VPE,
2113 .dst = MSM_BUS_SLAVE_EBI_CH0,
2114 .ab = 79902720,
2115 .ib = 127844352,
2116 },
2117 {
2118 .src = MSM_BUS_MASTER_JPEG_ENC,
2119 .dst = MSM_BUS_SLAVE_SMI,
2120 .ab = 0,
2121 .ib = 0,
2122 },
2123 {
2124 .src = MSM_BUS_MASTER_JPEG_ENC,
2125 .dst = MSM_BUS_SLAVE_EBI_CH0,
2126 .ab = 0,
2127 .ib = 0,
2128 },
2129};
2130
2131static struct msm_bus_vectors cam_stereo_snapshot_vectors[] = {
2132 {
2133 .src = MSM_BUS_MASTER_VFE,
2134 .dst = MSM_BUS_SLAVE_SMI,
2135 .ab = 0,
2136 .ib = 0,
2137 },
2138 {
2139 .src = MSM_BUS_MASTER_VFE,
2140 .dst = MSM_BUS_SLAVE_EBI_CH0,
2141 .ab = 300902400,
2142 .ib = 481443840,
2143 },
2144 {
2145 .src = MSM_BUS_MASTER_VPE,
2146 .dst = MSM_BUS_SLAVE_SMI,
2147 .ab = 230307840,
2148 .ib = 368492544,
2149 },
2150 {
2151 .src = MSM_BUS_MASTER_VPE,
2152 .dst = MSM_BUS_SLAVE_EBI_CH0,
2153 .ab = 245113344,
2154 .ib = 392181351,
2155 },
2156 {
2157 .src = MSM_BUS_MASTER_JPEG_ENC,
2158 .dst = MSM_BUS_SLAVE_SMI,
2159 .ab = 106536960,
2160 .ib = 170459136,
2161 },
2162 {
2163 .src = MSM_BUS_MASTER_JPEG_ENC,
2164 .dst = MSM_BUS_SLAVE_EBI_CH0,
2165 .ab = 106536960,
2166 .ib = 170459136,
2167 },
2168};
2169
2170static struct msm_bus_paths cam_bus_client_config[] = {
2171 {
2172 ARRAY_SIZE(cam_init_vectors),
2173 cam_init_vectors,
2174 },
2175 {
2176 ARRAY_SIZE(cam_preview_vectors),
2177 cam_preview_vectors,
2178 },
2179 {
2180 ARRAY_SIZE(cam_video_vectors),
2181 cam_video_vectors,
2182 },
2183 {
2184 ARRAY_SIZE(cam_snapshot_vectors),
2185 cam_snapshot_vectors,
2186 },
2187 {
2188 ARRAY_SIZE(cam_zsl_vectors),
2189 cam_zsl_vectors,
2190 },
2191 {
2192 ARRAY_SIZE(cam_stereo_video_vectors),
2193 cam_stereo_video_vectors,
2194 },
2195 {
2196 ARRAY_SIZE(cam_stereo_snapshot_vectors),
2197 cam_stereo_snapshot_vectors,
2198 },
2199};
2200
2201static struct msm_bus_scale_pdata cam_bus_client_pdata = {
2202 cam_bus_client_config,
2203 ARRAY_SIZE(cam_bus_client_config),
2204 .name = "msm_camera",
2205};
2206#endif
2207
2208struct msm_camera_device_platform_data msm_camera_device_data = {
2209 .camera_gpio_on = config_camera_on_gpios,
2210 .camera_gpio_off = config_camera_off_gpios,
2211 .ioext.csiphy = 0x04800000,
2212 .ioext.csisz = 0x00000400,
2213 .ioext.csiirq = CSI_0_IRQ,
2214 .ioclk.mclk_clk_rate = 24000000,
2215 .ioclk.vfe_clk_rate = 228570000,
2216#ifdef CONFIG_MSM_BUS_SCALING
2217 .cam_bus_scale_table = &cam_bus_client_pdata,
2218#endif
2219};
2220
2221#ifdef CONFIG_QS_S5K4E1
2222struct msm_camera_device_platform_data msm_camera_device_data_qs_cam = {
2223 .camera_gpio_on = config_camera_on_gpios_qs_cam,
2224 .camera_gpio_off = config_camera_off_gpios_qs_cam,
2225 .ioext.csiphy = 0x04800000,
2226 .ioext.csisz = 0x00000400,
2227 .ioext.csiirq = CSI_0_IRQ,
2228 .ioclk.mclk_clk_rate = 24000000,
2229 .ioclk.vfe_clk_rate = 228570000,
2230#ifdef CONFIG_MSM_BUS_SCALING
2231 .cam_bus_scale_table = &cam_bus_client_pdata,
2232#endif
2233};
2234#endif
2235
2236struct msm_camera_device_platform_data msm_camera_device_data_web_cam = {
2237 .camera_gpio_on = config_camera_on_gpios_web_cam,
2238 .camera_gpio_off = config_camera_off_gpios_web_cam,
2239 .ioext.csiphy = 0x04900000,
2240 .ioext.csisz = 0x00000400,
2241 .ioext.csiirq = CSI_1_IRQ,
2242 .ioclk.mclk_clk_rate = 24000000,
2243 .ioclk.vfe_clk_rate = 228570000,
2244#ifdef CONFIG_MSM_BUS_SCALING
2245 .cam_bus_scale_table = &cam_bus_client_pdata,
2246#endif
2247};
2248
2249struct resource msm_camera_resources[] = {
2250 {
2251 .start = 0x04500000,
2252 .end = 0x04500000 + SZ_1M - 1,
2253 .flags = IORESOURCE_MEM,
2254 },
2255 {
2256 .start = VFE_IRQ,
2257 .end = VFE_IRQ,
2258 .flags = IORESOURCE_IRQ,
2259 },
2260};
2261#ifdef CONFIG_MT9E013
2262static struct msm_camera_sensor_platform_info mt9e013_sensor_8660_info = {
2263 .mount_angle = 0
2264};
2265
2266static struct msm_camera_sensor_flash_data flash_mt9e013 = {
2267 .flash_type = MSM_CAMERA_FLASH_LED,
2268 .flash_src = &msm_flash_src
2269};
2270
2271static struct msm_camera_sensor_info msm_camera_sensor_mt9e013_data = {
2272 .sensor_name = "mt9e013",
2273 .sensor_reset = 106,
2274 .sensor_pwd = 85,
2275 .vcm_pwd = 1,
2276 .vcm_enable = 0,
2277 .pdata = &msm_camera_device_data,
2278 .resource = msm_camera_resources,
2279 .num_resources = ARRAY_SIZE(msm_camera_resources),
2280 .flash_data = &flash_mt9e013,
2281 .strobe_flash_data = &strobe_flash_xenon,
2282 .sensor_platform_info = &mt9e013_sensor_8660_info,
2283 .csi_if = 1
2284};
2285struct platform_device msm_camera_sensor_mt9e013 = {
2286 .name = "msm_camera_mt9e013",
2287 .dev = {
2288 .platform_data = &msm_camera_sensor_mt9e013_data,
2289 },
2290};
2291#endif
2292
2293#ifdef CONFIG_IMX074
Roja Rani Yarubandi68ebb4d2011-10-20 10:33:16 +05302294static struct msm_camera_sensor_platform_info imx074_sensor_board_info = {
2295 .mount_angle = 180
2296};
2297
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002298static struct msm_camera_sensor_flash_data flash_imx074 = {
2299 .flash_type = MSM_CAMERA_FLASH_LED,
2300 .flash_src = &msm_flash_src
2301};
2302
2303static struct msm_camera_sensor_info msm_camera_sensor_imx074_data = {
2304 .sensor_name = "imx074",
2305 .sensor_reset = 106,
2306 .sensor_pwd = 85,
2307 .vcm_pwd = GPIO_AUX_CAM_2P7_EN,
2308 .vcm_enable = 1,
2309 .pdata = &msm_camera_device_data,
2310 .resource = msm_camera_resources,
2311 .num_resources = ARRAY_SIZE(msm_camera_resources),
2312 .flash_data = &flash_imx074,
2313 .strobe_flash_data = &strobe_flash_xenon,
Roja Rani Yarubandi68ebb4d2011-10-20 10:33:16 +05302314 .sensor_platform_info = &imx074_sensor_board_info,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002315 .csi_if = 1
2316};
2317struct platform_device msm_camera_sensor_imx074 = {
2318 .name = "msm_camera_imx074",
2319 .dev = {
2320 .platform_data = &msm_camera_sensor_imx074_data,
2321 },
2322};
2323#endif
2324#ifdef CONFIG_WEBCAM_OV9726
2325
2326static struct msm_camera_sensor_platform_info ov9726_sensor_8660_info = {
2327 .mount_angle = 0
2328};
2329
2330static struct msm_camera_sensor_flash_data flash_ov9726 = {
2331 .flash_type = MSM_CAMERA_FLASH_LED,
2332 .flash_src = &msm_flash_src
2333};
2334static struct msm_camera_sensor_info msm_camera_sensor_ov9726_data = {
2335 .sensor_name = "ov9726",
Kevin Chan3382c512011-07-19 21:00:45 -07002336 .sensor_reset_enable = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002337 .sensor_reset = GPIO_FRONT_CAM_RESET_N,
2338 .sensor_pwd = 85,
2339 .vcm_pwd = 1,
2340 .vcm_enable = 0,
2341 .pdata = &msm_camera_device_data_web_cam,
2342 .resource = msm_camera_resources,
2343 .num_resources = ARRAY_SIZE(msm_camera_resources),
2344 .flash_data = &flash_ov9726,
2345 .sensor_platform_info = &ov9726_sensor_8660_info,
2346 .csi_if = 1
2347};
2348struct platform_device msm_camera_sensor_webcam_ov9726 = {
2349 .name = "msm_camera_ov9726",
2350 .dev = {
2351 .platform_data = &msm_camera_sensor_ov9726_data,
2352 },
2353};
2354#endif
2355#ifdef CONFIG_WEBCAM_OV7692
2356static struct msm_camera_sensor_flash_data flash_ov7692 = {
2357 .flash_type = MSM_CAMERA_FLASH_LED,
2358 .flash_src = &msm_flash_src
2359};
2360static struct msm_camera_sensor_info msm_camera_sensor_ov7692_data = {
2361 .sensor_name = "ov7692",
2362 .sensor_reset = GPIO_WEB_CAMIF_RESET_N,
2363 .sensor_pwd = 85,
2364 .vcm_pwd = 1,
2365 .vcm_enable = 0,
2366 .pdata = &msm_camera_device_data_web_cam,
2367 .resource = msm_camera_resources,
2368 .num_resources = ARRAY_SIZE(msm_camera_resources),
2369 .flash_data = &flash_ov7692,
2370 .csi_if = 1
2371};
2372
2373static struct platform_device msm_camera_sensor_webcam_ov7692 = {
2374 .name = "msm_camera_ov7692",
2375 .dev = {
2376 .platform_data = &msm_camera_sensor_ov7692_data,
2377 },
2378};
2379#endif
Jilai Wang971f97f2011-07-13 14:25:25 -04002380#ifdef CONFIG_VX6953
2381static struct msm_camera_sensor_platform_info vx6953_sensor_8660_info = {
2382 .mount_angle = 270
2383};
2384
2385static struct msm_camera_sensor_flash_data flash_vx6953 = {
2386 .flash_type = MSM_CAMERA_FLASH_NONE,
2387 .flash_src = &msm_flash_src
2388};
2389
2390static struct msm_camera_sensor_info msm_camera_sensor_vx6953_data = {
2391 .sensor_name = "vx6953",
2392 .sensor_reset = 63,
2393 .sensor_pwd = 63,
2394 .vcm_pwd = GPIO_AUX_CAM_2P7_EN,
2395 .vcm_enable = 1,
2396 .pdata = &msm_camera_device_data,
2397 .resource = msm_camera_resources,
2398 .num_resources = ARRAY_SIZE(msm_camera_resources),
2399 .flash_data = &flash_vx6953,
2400 .sensor_platform_info = &vx6953_sensor_8660_info,
2401 .csi_if = 1
2402};
2403struct platform_device msm_camera_sensor_vx6953 = {
2404 .name = "msm_camera_vx6953",
2405 .dev = {
2406 .platform_data = &msm_camera_sensor_vx6953_data,
2407 },
2408};
2409#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002410#ifdef CONFIG_QS_S5K4E1
2411
Nishant Pandit613ab7a2011-09-02 03:36:01 +05302412static struct msm_camera_sensor_platform_info qs_s5k4e1_sensor_8660_info = {
2413#ifdef CONFIG_FB_MSM_MIPI_NOVATEK_CMD_QHD_PT
2414 .mount_angle = 90
2415#else
2416 .mount_angle = 0
2417#endif
2418};
2419
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002420static char eeprom_data[864];
2421static struct msm_camera_sensor_flash_data flash_qs_s5k4e1 = {
2422 .flash_type = MSM_CAMERA_FLASH_LED,
2423 .flash_src = &msm_flash_src
2424};
2425
2426static struct msm_camera_sensor_info msm_camera_sensor_qs_s5k4e1_data = {
2427 .sensor_name = "qs_s5k4e1",
2428 .sensor_reset = 106,
2429 .sensor_pwd = 85,
2430 .vcm_pwd = 1,
2431 .vcm_enable = 0,
2432 .pdata = &msm_camera_device_data_qs_cam,
2433 .resource = msm_camera_resources,
2434 .num_resources = ARRAY_SIZE(msm_camera_resources),
2435 .flash_data = &flash_qs_s5k4e1,
2436 .strobe_flash_data = &strobe_flash_xenon,
Nishant Pandit613ab7a2011-09-02 03:36:01 +05302437 .sensor_platform_info = &qs_s5k4e1_sensor_8660_info,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002438 .csi_if = 1,
2439 .eeprom_data = eeprom_data,
2440};
2441struct platform_device msm_camera_sensor_qs_s5k4e1 = {
2442 .name = "msm_camera_qs_s5k4e1",
2443 .dev = {
2444 .platform_data = &msm_camera_sensor_qs_s5k4e1_data,
2445 },
2446};
2447#endif
2448static struct i2c_board_info msm_camera_boardinfo[] __initdata = {
2449 #ifdef CONFIG_MT9E013
2450 {
2451 I2C_BOARD_INFO("mt9e013", 0x6C >> 2),
2452 },
2453 #endif
2454 #ifdef CONFIG_IMX074
2455 {
2456 I2C_BOARD_INFO("imx074", 0x1A),
2457 },
2458 #endif
2459 #ifdef CONFIG_WEBCAM_OV7692
2460 {
2461 I2C_BOARD_INFO("ov7692", 0x78),
2462 },
2463 #endif
2464 #ifdef CONFIG_WEBCAM_OV9726
2465 {
2466 I2C_BOARD_INFO("ov9726", 0x10),
2467 },
2468 #endif
2469 #ifdef CONFIG_QS_S5K4E1
2470 {
2471 I2C_BOARD_INFO("qs_s5k4e1", 0x20),
2472 },
2473 #endif
2474};
Jilai Wang971f97f2011-07-13 14:25:25 -04002475
2476static struct i2c_board_info msm_camera_dragon_boardinfo[] __initdata = {
Jilai Wang53d27a82011-07-13 14:32:58 -04002477 #ifdef CONFIG_WEBCAM_OV9726
2478 {
2479 I2C_BOARD_INFO("ov9726", 0x10),
2480 },
2481 #endif
Jilai Wang971f97f2011-07-13 14:25:25 -04002482 #ifdef CONFIG_VX6953
2483 {
2484 I2C_BOARD_INFO("vx6953", 0x20),
2485 },
2486 #endif
2487};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002488#endif
2489
2490#ifdef CONFIG_MSM_GEMINI
2491static struct resource msm_gemini_resources[] = {
2492 {
2493 .start = 0x04600000,
2494 .end = 0x04600000 + SZ_1M - 1,
2495 .flags = IORESOURCE_MEM,
2496 },
2497 {
2498 .start = INT_JPEG,
2499 .end = INT_JPEG,
2500 .flags = IORESOURCE_IRQ,
2501 },
2502};
2503
2504static struct platform_device msm_gemini_device = {
2505 .name = "msm_gemini",
2506 .resource = msm_gemini_resources,
2507 .num_resources = ARRAY_SIZE(msm_gemini_resources),
2508};
2509#endif
2510
2511#ifdef CONFIG_I2C_QUP
2512static void gsbi_qup_i2c_gpio_config(int adap_id, int config_type)
2513{
2514}
2515
2516static struct msm_i2c_platform_data msm_gsbi3_qup_i2c_pdata = {
2517 .clk_freq = 384000,
2518 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002519 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2520};
2521
2522static struct msm_i2c_platform_data msm_gsbi4_qup_i2c_pdata = {
2523 .clk_freq = 100000,
2524 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002525 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2526};
2527
2528static struct msm_i2c_platform_data msm_gsbi7_qup_i2c_pdata = {
2529 .clk_freq = 100000,
2530 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002531 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2532};
2533
2534static struct msm_i2c_platform_data msm_gsbi8_qup_i2c_pdata = {
2535 .clk_freq = 100000,
2536 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002537 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2538};
2539
2540static struct msm_i2c_platform_data msm_gsbi9_qup_i2c_pdata = {
2541 .clk_freq = 100000,
2542 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002543 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2544};
2545
2546static struct msm_i2c_platform_data msm_gsbi12_qup_i2c_pdata = {
2547 .clk_freq = 100000,
2548 .src_clk_rate = 24000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002549 .use_gsbi_shared_mode = 1,
2550 .msm_i2c_config_gpio = gsbi_qup_i2c_gpio_config,
2551};
2552#endif
2553
2554#if defined(CONFIG_SPI_QUP) || defined(CONFIG_SPI_QUP_MODULE)
2555static struct msm_spi_platform_data msm_gsbi1_qup_spi_pdata = {
2556 .max_clock_speed = 24000000,
2557};
2558
2559static struct msm_spi_platform_data msm_gsbi10_qup_spi_pdata = {
2560 .max_clock_speed = 24000000,
2561};
2562#endif
2563
2564#ifdef CONFIG_I2C_SSBI
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002565/* CODEC/TSSC SSBI */
2566static struct msm_i2c_ssbi_platform_data msm_ssbi3_pdata = {
2567 .controller_type = MSM_SBI_CTRL_SSBI,
2568};
2569#endif
2570
2571#ifdef CONFIG_BATTERY_MSM
2572/* Use basic value for fake MSM battery */
2573static struct msm_psy_batt_pdata msm_psy_batt_data = {
2574 .avail_chg_sources = AC_CHG,
2575};
2576
2577static struct platform_device msm_batt_device = {
2578 .name = "msm-battery",
2579 .id = -1,
2580 .dev.platform_data = &msm_psy_batt_data,
2581};
2582#endif
2583
2584#ifdef CONFIG_FB_MSM_LCDC_DSUB
2585/* VGA = 1440 x 900 x 4(bpp) x 2(pages)
2586 prim = 1024 x 600 x 4(bpp) x 2(pages)
2587 This is the difference. */
2588#define MSM_FB_DSUB_PMEM_ADDER (0xA32000-0x4B0000)
2589#else
2590#define MSM_FB_DSUB_PMEM_ADDER (0)
2591#endif
2592
2593/* Sensors DSPS platform data */
2594#ifdef CONFIG_MSM_DSPS
2595
2596static struct dsps_gpio_info dsps_surf_gpios[] = {
2597 {
2598 .name = "compass_rst_n",
2599 .num = GPIO_COMPASS_RST_N,
2600 .on_val = 1, /* device not in reset */
2601 .off_val = 0, /* device in reset */
2602 },
2603 {
2604 .name = "gpio_r_altimeter_reset_n",
2605 .num = GPIO_R_ALTIMETER_RESET_N,
2606 .on_val = 1, /* device not in reset */
2607 .off_val = 0, /* device in reset */
2608 }
2609};
2610
2611static struct dsps_gpio_info dsps_fluid_gpios[] = {
2612 {
2613 .name = "gpio_n_altimeter_reset_n",
2614 .num = GPIO_N_ALTIMETER_RESET_N,
2615 .on_val = 1, /* device not in reset */
2616 .off_val = 0, /* device in reset */
2617 }
2618};
2619
2620static void __init msm8x60_init_dsps(void)
2621{
2622 struct msm_dsps_platform_data *pdata =
2623 msm_dsps_device.dev.platform_data;
2624 /*
2625 * On Fluid the Compass sensor Chip-Select (CS) is directly connected
2626 * to the power supply and not controled via GPIOs. Fluid uses a
2627 * different IO-Expender (north) than used on surf/ffa.
2628 */
2629 if (machine_is_msm8x60_fluid()) {
2630 /* fluid has different firmware, gpios */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002631 pdata->pil_name = DSPS_PIL_FLUID_NAME;
Stephen Boyd25c4a0b2011-09-20 00:12:36 -07002632 msm_pil_dsps.dev.platform_data = DSPS_PIL_FLUID_NAME;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002633 pdata->gpios = dsps_fluid_gpios;
2634 pdata->gpios_num = ARRAY_SIZE(dsps_fluid_gpios);
2635 } else {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002636 pdata->pil_name = DSPS_PIL_GENERIC_NAME;
Stephen Boyd25c4a0b2011-09-20 00:12:36 -07002637 msm_pil_dsps.dev.platform_data = DSPS_PIL_GENERIC_NAME;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002638 pdata->gpios = dsps_surf_gpios;
2639 pdata->gpios_num = ARRAY_SIZE(dsps_surf_gpios);
2640 }
2641
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002642 platform_device_register(&msm_dsps_device);
2643}
2644#endif /* CONFIG_MSM_DSPS */
2645
2646#ifdef CONFIG_FB_MSM_TRIPLE_BUFFER
Padmanabhan Komanduruede0a632012-01-25 12:01:28 +05302647#define MSM_FB_PRIM_BUF_SIZE \
2648 (roundup((1024 * 600 * 4), 4096) * 3) /* 4 bpp x 3 pages */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002649#else
Padmanabhan Komanduruede0a632012-01-25 12:01:28 +05302650#define MSM_FB_PRIM_BUF_SIZE \
2651 (roundup((1024 * 600 * 4), 4096) * 2) /* 4 bpp x 2 pages */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002652#endif
2653
kuogee hsiehc9a2e6d2011-09-12 15:27:01 -07002654#ifdef CONFIG_FB_MSM_HDMI_MSM_PANEL
Padmanabhan Komanduruede0a632012-01-25 12:01:28 +05302655#define MSM_FB_EXT_BUF_SIZE \
2656 (roundup((1920 * 1080 * 2), 4096) * 1) /* 2 bpp x 1 page */
kuogee hsiehc9a2e6d2011-09-12 15:27:01 -07002657#elif defined(CONFIG_FB_MSM_TVOUT)
Padmanabhan Komanduruede0a632012-01-25 12:01:28 +05302658#define MSM_FB_EXT_BUF_SIZE \
2659 (roundup((720 * 576 * 2), 4096) * 2) /* 2 bpp x 2 pages */
kuogee hsiehc9a2e6d2011-09-12 15:27:01 -07002660#else
2661#define MSM_FB_EXT_BUFT_SIZE 0
2662#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002663
kuogee hsiehc9a2e6d2011-09-12 15:27:01 -07002664/* Note: must be multiple of 4096 */
2665#define MSM_FB_SIZE roundup(MSM_FB_PRIM_BUF_SIZE + MSM_FB_EXT_BUF_SIZE + \
kuogee hsiehc9a2e6d2011-09-12 15:27:01 -07002666 MSM_FB_DSUB_PMEM_ADDER, 4096)
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08002667
2668#define MSM_PMEM_SF_SIZE 0x4000000 /* 64 Mbytes */
Sravan Kumar D.V.Nb4d77dd2012-03-16 12:25:37 +05302669#define MSM_HDMI_PRIM_PMEM_SF_SIZE 0x8000000 /* 128 Mbytes */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002670
Ravishangar Kalyanam75f37322011-10-14 12:15:40 -07002671#ifdef CONFIG_FB_MSM_HDMI_AS_PRIMARY
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08002672unsigned char hdmi_is_primary = 1;
Ravishangar Kalyanam75f37322011-10-14 12:15:40 -07002673#else
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08002674unsigned char hdmi_is_primary;
Ravishangar Kalyanam75f37322011-10-14 12:15:40 -07002675#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002676
Huaibin Yanga5419422011-12-08 23:52:10 -08002677#ifdef CONFIG_FB_MSM_OVERLAY0_WRITEBACK
2678#define MSM_FB_OVERLAY0_WRITEBACK_SIZE roundup((1376 * 768 * 3 * 2), 4096)
2679#else
2680#define MSM_FB_OVERLAY0_WRITEBACK_SIZE (0)
2681#endif /* CONFIG_FB_MSM_OVERLAY0_WRITEBACK */
2682
2683#ifdef CONFIG_FB_MSM_OVERLAY1_WRITEBACK
2684#define MSM_FB_OVERLAY1_WRITEBACK_SIZE roundup((1920 * 1088 * 3 * 2), 4096)
2685#else
2686#define MSM_FB_OVERLAY1_WRITEBACK_SIZE (0)
2687#endif /* CONFIG_FB_MSM_OVERLAY1_WRITEBACK */
2688
Chaithanya Krishna Bacharaju1844c7c2012-03-19 11:25:43 +05302689#define MSM_PMEM_KERNEL_EBI1_SIZE 0x3BC000
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002690#define MSM_PMEM_ADSP_SIZE 0x2000000
Chaithanya Krishna Bacharaju1844c7c2012-03-19 11:25:43 +05302691#define MSM_PMEM_AUDIO_SIZE 0x4CF000
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002692
2693#define MSM_SMI_BASE 0x38000000
2694#define MSM_SMI_SIZE 0x4000000
2695
2696#define KERNEL_SMI_BASE (MSM_SMI_BASE)
Maheshwar Ajjac60c0462011-11-29 17:46:57 -08002697#define KERNEL_SMI_SIZE 0x600000
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002698
2699#define USER_SMI_BASE (KERNEL_SMI_BASE + KERNEL_SMI_SIZE)
2700#define USER_SMI_SIZE (MSM_SMI_SIZE - KERNEL_SMI_SIZE)
2701#define MSM_PMEM_SMIPOOL_SIZE USER_SMI_SIZE
2702
Naseer Ahmed51860b02012-02-07 18:53:29 +05302703#define MSM_ION_SF_SIZE 0x4000000 /* 64MB */
Olav Hauganb5be7992011-11-18 14:29:02 -08002704#define MSM_ION_CAMERA_SIZE MSM_PMEM_ADSP_SIZE
Olav Haugan42ebe712012-01-10 16:30:58 -08002705#define MSM_ION_MM_FW_SIZE 0x200000 /* (2MB) */
2706#define MSM_ION_MM_SIZE 0x3600000 /* (54MB) */
Olav Hauganb5be7992011-11-18 14:29:02 -08002707#define MSM_ION_MFC_SIZE SZ_8K
Mayank Choprac22ace32012-03-03 00:45:04 +05302708#ifdef CONFIG_FB_MSM_OVERLAY1_WRITEBACK
2709#define MSM_ION_WB_SIZE 0xC00000 /* 12MB */
2710#else
Olav Hauganb5be7992011-11-18 14:29:02 -08002711#define MSM_ION_WB_SIZE 0x600000 /* 6MB */
Mayank Choprac22ace32012-03-03 00:45:04 +05302712#endif
2713
Olav Haugan424ff492012-03-13 11:41:23 -07002714#define MSM_ION_QSECOM_SIZE 0x600000 /* (6MB) */
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002715
2716#ifdef CONFIG_MSM_MULTIMEDIA_USE_ION
Chaithanya Krishna Bacharaju1844c7c2012-03-19 11:25:43 +05302717#define MSM_ION_AUDIO_SIZE MSM_PMEM_AUDIO_SIZE
Olav Haugan6ab47252012-02-15 14:46:49 -08002718#define MSM_ION_HEAP_NUM 9
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08002719#define MSM_HDMI_PRIM_ION_SF_SIZE MSM_HDMI_PRIM_PMEM_SF_SIZE
2720static unsigned msm_ion_sf_size = MSM_ION_SF_SIZE;
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002721#else
Olav Hauganb5be7992011-11-18 14:29:02 -08002722#define MSM_ION_HEAP_NUM 1
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002723#endif
2724
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002725static unsigned fb_size;
2726static int __init fb_size_setup(char *p)
2727{
2728 fb_size = memparse(p, NULL);
2729 return 0;
2730}
2731early_param("fb_size", fb_size_setup);
2732
2733static unsigned pmem_kernel_ebi1_size = MSM_PMEM_KERNEL_EBI1_SIZE;
2734static int __init pmem_kernel_ebi1_size_setup(char *p)
2735{
2736 pmem_kernel_ebi1_size = memparse(p, NULL);
2737 return 0;
2738}
2739early_param("pmem_kernel_ebi1_size", pmem_kernel_ebi1_size_setup);
2740
2741#ifdef CONFIG_ANDROID_PMEM
2742static unsigned pmem_sf_size = MSM_PMEM_SF_SIZE;
2743static int __init pmem_sf_size_setup(char *p)
2744{
2745 pmem_sf_size = memparse(p, NULL);
2746 return 0;
2747}
2748early_param("pmem_sf_size", pmem_sf_size_setup);
2749
2750static unsigned pmem_adsp_size = MSM_PMEM_ADSP_SIZE;
2751
2752static int __init pmem_adsp_size_setup(char *p)
2753{
2754 pmem_adsp_size = memparse(p, NULL);
2755 return 0;
2756}
2757early_param("pmem_adsp_size", pmem_adsp_size_setup);
2758
2759static unsigned pmem_audio_size = MSM_PMEM_AUDIO_SIZE;
2760
2761static int __init pmem_audio_size_setup(char *p)
2762{
2763 pmem_audio_size = memparse(p, NULL);
2764 return 0;
2765}
2766early_param("pmem_audio_size", pmem_audio_size_setup);
2767#endif
2768
2769static struct resource msm_fb_resources[] = {
2770 {
2771 .flags = IORESOURCE_DMA,
2772 }
2773};
2774
Ravishangar Kalyanam5f0c6412012-03-15 17:24:11 -07002775static void set_mdp_clocks_for_wuxga(void);
2776
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002777static int msm_fb_detect_panel(const char *name)
2778{
2779 if (machine_is_msm8x60_fluid()) {
2780 uint32_t soc_platform_version = socinfo_get_platform_version();
2781 if (SOCINFO_VERSION_MAJOR(soc_platform_version) < 3) {
2782#ifdef CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT
2783 if (!strncmp(name, LCDC_SAMSUNG_OLED_PANEL_NAME,
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002784 strnlen(LCDC_SAMSUNG_OLED_PANEL_NAME,
2785 PANEL_NAME_MAX_LEN)))
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002786 return 0;
2787#endif
2788 } else { /*P3 and up use AUO panel */
2789#ifdef CONFIG_FB_MSM_LCDC_AUO_WVGA
2790 if (!strncmp(name, LCDC_AUO_PANEL_NAME,
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002791 strnlen(LCDC_AUO_PANEL_NAME,
2792 PANEL_NAME_MAX_LEN)))
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002793 return 0;
2794#endif
2795 }
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04002796#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
2797 } else if machine_is_msm8x60_dragon() {
2798 if (!strncmp(name, LCDC_NT35582_PANEL_NAME,
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002799 strnlen(LCDC_NT35582_PANEL_NAME,
2800 PANEL_NAME_MAX_LEN)))
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04002801 return 0;
2802#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002803 } else {
2804 if (!strncmp(name, LCDC_SAMSUNG_WSVGA_PANEL_NAME,
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002805 strnlen(LCDC_SAMSUNG_WSVGA_PANEL_NAME,
2806 PANEL_NAME_MAX_LEN)))
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002807 return 0;
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002808
2809#if !defined(CONFIG_FB_MSM_LCDC_AUTO_DETECT) && \
2810 !defined(CONFIG_FB_MSM_MIPI_PANEL_AUTO_DETECT) && \
2811 !defined(CONFIG_FB_MSM_LCDC_MIPI_PANEL_AUTO_DETECT)
2812 if (!strncmp(name, MIPI_VIDEO_TOSHIBA_WVGA_PANEL_NAME,
2813 strnlen(MIPI_VIDEO_TOSHIBA_WVGA_PANEL_NAME,
2814 PANEL_NAME_MAX_LEN)))
2815 return 0;
2816
2817 if (!strncmp(name, MIPI_VIDEO_NOVATEK_QHD_PANEL_NAME,
2818 strnlen(MIPI_VIDEO_NOVATEK_QHD_PANEL_NAME,
2819 PANEL_NAME_MAX_LEN)))
2820 return 0;
2821
2822 if (!strncmp(name, MIPI_CMD_NOVATEK_QHD_PANEL_NAME,
2823 strnlen(MIPI_CMD_NOVATEK_QHD_PANEL_NAME,
2824 PANEL_NAME_MAX_LEN)))
2825 return 0;
2826#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002827 }
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002828
2829 if (!strncmp(name, HDMI_PANEL_NAME,
2830 strnlen(HDMI_PANEL_NAME,
Ravishangar Kalyanam5f0c6412012-03-15 17:24:11 -07002831 PANEL_NAME_MAX_LEN))) {
2832 if (hdmi_is_primary)
2833 set_mdp_clocks_for_wuxga();
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002834 return 0;
Ravishangar Kalyanam5f0c6412012-03-15 17:24:11 -07002835 }
Ravishangar Kalyanam61a7bd12011-07-28 16:48:36 -07002836
2837 if (!strncmp(name, TVOUT_PANEL_NAME,
2838 strnlen(TVOUT_PANEL_NAME,
2839 PANEL_NAME_MAX_LEN)))
2840 return 0;
2841
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002842 pr_warning("%s: not supported '%s'", __func__, name);
2843 return -ENODEV;
2844}
2845
2846static struct msm_fb_platform_data msm_fb_pdata = {
2847 .detect_client = msm_fb_detect_panel,
2848};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002849
2850static struct platform_device msm_fb_device = {
2851 .name = "msm_fb",
2852 .id = 0,
2853 .num_resources = ARRAY_SIZE(msm_fb_resources),
2854 .resource = msm_fb_resources,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002855 .dev.platform_data = &msm_fb_pdata,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002856};
2857
2858#ifdef CONFIG_ANDROID_PMEM
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002859#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002860static struct android_pmem_platform_data android_pmem_pdata = {
2861 .name = "pmem",
2862 .allocator_type = PMEM_ALLOCATORTYPE_ALLORNOTHING,
2863 .cached = 1,
2864 .memory_type = MEMTYPE_EBI1,
2865};
2866
2867static struct platform_device android_pmem_device = {
2868 .name = "android_pmem",
2869 .id = 0,
2870 .dev = {.platform_data = &android_pmem_pdata},
2871};
2872
2873static struct android_pmem_platform_data android_pmem_adsp_pdata = {
2874 .name = "pmem_adsp",
2875 .allocator_type = PMEM_ALLOCATORTYPE_BITMAP,
2876 .cached = 0,
2877 .memory_type = MEMTYPE_EBI1,
2878};
2879
2880static struct platform_device android_pmem_adsp_device = {
2881 .name = "android_pmem",
2882 .id = 2,
2883 .dev = { .platform_data = &android_pmem_adsp_pdata },
2884};
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002885#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002886static struct android_pmem_platform_data android_pmem_audio_pdata = {
2887 .name = "pmem_audio",
2888 .allocator_type = PMEM_ALLOCATORTYPE_BITMAP,
2889 .cached = 0,
2890 .memory_type = MEMTYPE_EBI1,
2891};
2892
2893static struct platform_device android_pmem_audio_device = {
2894 .name = "android_pmem",
2895 .id = 4,
2896 .dev = { .platform_data = &android_pmem_audio_pdata },
2897};
2898
Laura Abbott1e36a022011-06-22 17:08:13 -07002899#define PMEM_BUS_WIDTH(_bw) \
2900 { \
2901 .vectors = &(struct msm_bus_vectors){ \
2902 .src = MSM_BUS_MASTER_AMPSS_M0, \
2903 .dst = MSM_BUS_SLAVE_SMI, \
2904 .ib = (_bw), \
2905 .ab = 0, \
2906 }, \
2907 .num_paths = 1, \
2908 }
Olav Hauganee0f7802011-12-19 13:28:57 -08002909
2910static struct msm_bus_paths mem_smi_table[] = {
Laura Abbott1e36a022011-06-22 17:08:13 -07002911 [0] = PMEM_BUS_WIDTH(0), /* Off */
2912 [1] = PMEM_BUS_WIDTH(1), /* On */
2913};
2914
2915static struct msm_bus_scale_pdata smi_client_pdata = {
Olav Hauganee0f7802011-12-19 13:28:57 -08002916 .usecase = mem_smi_table,
2917 .num_usecases = ARRAY_SIZE(mem_smi_table),
2918 .name = "mem_smi",
Laura Abbott1e36a022011-06-22 17:08:13 -07002919};
2920
Laura Abbott72ae4bf2011-12-14 14:01:43 -08002921int request_smi_region(void *data)
Laura Abbott1e36a022011-06-22 17:08:13 -07002922{
2923 int bus_id = (int) data;
2924
2925 msm_bus_scale_client_update_request(bus_id, 1);
Laura Abbott72ae4bf2011-12-14 14:01:43 -08002926 return 0;
Laura Abbott1e36a022011-06-22 17:08:13 -07002927}
2928
Laura Abbott72ae4bf2011-12-14 14:01:43 -08002929int release_smi_region(void *data)
Laura Abbott1e36a022011-06-22 17:08:13 -07002930{
2931 int bus_id = (int) data;
2932
2933 msm_bus_scale_client_update_request(bus_id, 0);
Laura Abbott72ae4bf2011-12-14 14:01:43 -08002934 return 0;
Laura Abbott1e36a022011-06-22 17:08:13 -07002935}
2936
Alex Bird199980e2011-10-21 11:29:27 -07002937void *setup_smi_region(void)
Laura Abbott1e36a022011-06-22 17:08:13 -07002938{
2939 return (void *)msm_bus_scale_register_client(&smi_client_pdata);
2940}
Olav Hauganee0f7802011-12-19 13:28:57 -08002941#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002942static struct android_pmem_platform_data android_pmem_smipool_pdata = {
2943 .name = "pmem_smipool",
2944 .allocator_type = PMEM_ALLOCATORTYPE_BITMAP,
2945 .cached = 0,
2946 .memory_type = MEMTYPE_SMI,
Alex Bird199980e2011-10-21 11:29:27 -07002947 .request_region = request_smi_region,
2948 .release_region = release_smi_region,
2949 .setup_region = setup_smi_region,
Laura Abbott1e36a022011-06-22 17:08:13 -07002950 .map_on_demand = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002951};
2952static struct platform_device android_pmem_smipool_device = {
2953 .name = "android_pmem",
2954 .id = 7,
2955 .dev = { .platform_data = &android_pmem_smipool_pdata },
2956};
Laura Abbott63cfd7e2011-10-10 18:21:01 -07002957#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07002958#endif
2959
2960#define GPIO_DONGLE_PWR_EN 258
2961static void setup_display_power(void);
2962static int lcdc_vga_enabled;
2963static int vga_enable_request(int enable)
2964{
2965 if (enable)
2966 lcdc_vga_enabled = 1;
2967 else
2968 lcdc_vga_enabled = 0;
2969 setup_display_power();
2970
2971 return 0;
2972}
2973
2974#define GPIO_BACKLIGHT_PWM0 0
2975#define GPIO_BACKLIGHT_PWM1 1
2976
2977static int pmic_backlight_gpio[2]
2978 = { GPIO_BACKLIGHT_PWM0, GPIO_BACKLIGHT_PWM1 };
2979static struct msm_panel_common_pdata lcdc_samsung_panel_data = {
2980 .gpio_num = pmic_backlight_gpio, /* two LPG CHANNELS for backlight */
2981 .vga_switch = vga_enable_request,
2982};
2983
2984static struct platform_device lcdc_samsung_panel_device = {
2985 .name = LCDC_SAMSUNG_WSVGA_PANEL_NAME,
2986 .id = 0,
2987 .dev = {
2988 .platform_data = &lcdc_samsung_panel_data,
2989 }
2990};
2991#if (!defined(CONFIG_SPI_QUP)) && \
2992 (defined(CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT) || \
2993 defined(CONFIG_FB_MSM_LCDC_AUO_WVGA))
2994
2995static int lcdc_spi_gpio_array_num[] = {
2996 LCDC_SPI_GPIO_CLK,
2997 LCDC_SPI_GPIO_CS,
2998 LCDC_SPI_GPIO_MOSI,
2999};
3000
3001static uint32_t lcdc_spi_gpio_config_data[] = {
3002 GPIO_CFG(LCDC_SPI_GPIO_CLK, 0,
3003 GPIO_CFG_OUTPUT, GPIO_CFG_NO_PULL, GPIO_CFG_2MA),
3004 GPIO_CFG(LCDC_SPI_GPIO_CS, 0,
3005 GPIO_CFG_OUTPUT, GPIO_CFG_NO_PULL, GPIO_CFG_2MA),
3006 GPIO_CFG(LCDC_SPI_GPIO_MOSI, 0,
3007 GPIO_CFG_OUTPUT, GPIO_CFG_NO_PULL, GPIO_CFG_2MA),
3008};
3009
3010static void lcdc_config_spi_gpios(int enable)
3011{
3012 int n;
3013 for (n = 0; n < ARRAY_SIZE(lcdc_spi_gpio_config_data); ++n)
3014 gpio_tlmm_config(lcdc_spi_gpio_config_data[n], 0);
3015}
3016#endif
3017
3018#ifdef CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT
3019#ifdef CONFIG_SPI_QUP
3020static struct spi_board_info lcdc_samsung_spi_board_info[] __initdata = {
3021 {
3022 .modalias = LCDC_SAMSUNG_SPI_DEVICE_NAME,
3023 .mode = SPI_MODE_3,
3024 .bus_num = 1,
3025 .chip_select = 0,
3026 .max_speed_hz = 10800000,
3027 }
3028};
3029#endif /* CONFIG_SPI_QUP */
3030
3031static struct msm_panel_common_pdata lcdc_samsung_oled_panel_data = {
3032#ifndef CONFIG_SPI_QUP
3033 .panel_config_gpio = lcdc_config_spi_gpios,
3034 .gpio_num = lcdc_spi_gpio_array_num,
3035#endif
3036};
3037
3038static struct platform_device lcdc_samsung_oled_panel_device = {
3039 .name = LCDC_SAMSUNG_OLED_PANEL_NAME,
3040 .id = 0,
3041 .dev.platform_data = &lcdc_samsung_oled_panel_data,
3042};
3043#endif /*CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT */
3044
3045#ifdef CONFIG_FB_MSM_LCDC_AUO_WVGA
3046#ifdef CONFIG_SPI_QUP
3047static struct spi_board_info lcdc_auo_spi_board_info[] __initdata = {
3048 {
3049 .modalias = LCDC_AUO_SPI_DEVICE_NAME,
3050 .mode = SPI_MODE_3,
3051 .bus_num = 1,
3052 .chip_select = 0,
3053 .max_speed_hz = 10800000,
3054 }
3055};
3056#endif
3057
3058static struct msm_panel_common_pdata lcdc_auo_wvga_panel_data = {
3059#ifndef CONFIG_SPI_QUP
3060 .panel_config_gpio = lcdc_config_spi_gpios,
3061 .gpio_num = lcdc_spi_gpio_array_num,
3062#endif
3063};
3064
3065static struct platform_device lcdc_auo_wvga_panel_device = {
3066 .name = LCDC_AUO_PANEL_NAME,
3067 .id = 0,
3068 .dev.platform_data = &lcdc_auo_wvga_panel_data,
3069};
3070#endif /*CONFIG_FB_MSM_LCDC_AUO_WVGA*/
3071
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04003072#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
3073
3074#define GPIO_NT35582_RESET 94
3075#define GPIO_NT35582_BL_EN_HW_PIN 24
3076#define GPIO_NT35582_BL_EN \
3077 PM8058_GPIO_PM_TO_SYS(GPIO_NT35582_BL_EN_HW_PIN - 1)
3078
3079static int lcdc_nt35582_pmic_gpio[] = {GPIO_NT35582_BL_EN };
3080
3081static struct msm_panel_common_pdata lcdc_nt35582_panel_data = {
3082 .gpio_num = lcdc_nt35582_pmic_gpio,
3083};
3084
3085static struct platform_device lcdc_nt35582_panel_device = {
3086 .name = LCDC_NT35582_PANEL_NAME,
3087 .id = 0,
3088 .dev = {
3089 .platform_data = &lcdc_nt35582_panel_data,
3090 }
3091};
3092
3093static struct spi_board_info lcdc_nt35582_spi_board_info[] __initdata = {
3094 {
3095 .modalias = "lcdc_nt35582_spi",
3096 .mode = SPI_MODE_0,
3097 .bus_num = 0,
3098 .chip_select = 0,
3099 .max_speed_hz = 1100000,
3100 }
3101};
3102#endif
3103
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003104#ifdef CONFIG_FB_MSM_HDMI_MSM_PANEL
3105static struct resource hdmi_msm_resources[] = {
3106 {
3107 .name = "hdmi_msm_qfprom_addr",
3108 .start = 0x00700000,
3109 .end = 0x007060FF,
3110 .flags = IORESOURCE_MEM,
3111 },
3112 {
3113 .name = "hdmi_msm_hdmi_addr",
3114 .start = 0x04A00000,
3115 .end = 0x04A00FFF,
3116 .flags = IORESOURCE_MEM,
3117 },
3118 {
3119 .name = "hdmi_msm_irq",
3120 .start = HDMI_IRQ,
3121 .end = HDMI_IRQ,
3122 .flags = IORESOURCE_IRQ,
3123 },
3124};
3125
3126static int hdmi_enable_5v(int on);
3127static int hdmi_core_power(int on, int show);
3128static int hdmi_cec_power(int on);
3129
3130static struct msm_hdmi_platform_data hdmi_msm_data = {
3131 .irq = HDMI_IRQ,
3132 .enable_5v = hdmi_enable_5v,
3133 .core_power = hdmi_core_power,
3134 .cec_power = hdmi_cec_power,
3135};
3136
3137static struct platform_device hdmi_msm_device = {
3138 .name = "hdmi_msm",
3139 .id = 0,
3140 .num_resources = ARRAY_SIZE(hdmi_msm_resources),
3141 .resource = hdmi_msm_resources,
3142 .dev.platform_data = &hdmi_msm_data,
3143};
3144#endif /* CONFIG_FB_MSM_HDMI_MSM_PANEL */
3145
3146#ifdef CONFIG_FB_MSM_MIPI_DSI
3147static struct platform_device mipi_dsi_toshiba_panel_device = {
3148 .name = "mipi_toshiba",
3149 .id = 0,
3150};
3151
3152#define FPGA_3D_GPIO_CONFIG_ADDR 0x1D00017A
3153
Nagamalleswararao Ganjieac5dfa2011-07-23 17:31:16 -07003154static struct mipi_dsi_panel_platform_data novatek_pdata = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003155 .fpga_3d_config_addr = FPGA_3D_GPIO_CONFIG_ADDR,
Chandan Uddaraju83eac3c2011-09-11 18:32:23 -07003156 .fpga_ctrl_mode = FPGA_EBI2_INTF,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003157};
3158
3159static struct platform_device mipi_dsi_novatek_panel_device = {
3160 .name = "mipi_novatek",
3161 .id = 0,
3162 .dev = {
3163 .platform_data = &novatek_pdata,
3164 }
3165};
3166#endif
3167
3168static void __init msm8x60_allocate_memory_regions(void)
3169{
3170 void *addr;
3171 unsigned long size;
3172
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08003173 if (hdmi_is_primary)
3174 size = roundup((1920 * 1088 * 4 * 2), 4096);
3175 else
3176 size = MSM_FB_SIZE;
3177
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003178 addr = alloc_bootmem_align(size, 0x1000);
3179 msm_fb_resources[0].start = __pa(addr);
3180 msm_fb_resources[0].end = msm_fb_resources[0].start + size - 1;
3181 pr_info("allocating %lu bytes at %p (%lx physical) for fb\n",
3182 size, addr, __pa(addr));
3183
3184}
3185
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08003186void __init msm8x60_set_display_params(char *prim_panel, char *ext_panel)
3187{
3188 if (strnlen(prim_panel, PANEL_NAME_MAX_LEN)) {
3189 strlcpy(msm_fb_pdata.prim_panel_name, prim_panel,
3190 PANEL_NAME_MAX_LEN);
3191 pr_debug("msm_fb_pdata.prim_panel_name %s\n",
3192 msm_fb_pdata.prim_panel_name);
3193
3194 if (!strncmp((char *)msm_fb_pdata.prim_panel_name,
3195 HDMI_PANEL_NAME, strnlen(HDMI_PANEL_NAME,
3196 PANEL_NAME_MAX_LEN))) {
3197 pr_debug("HDMI is the primary display by"
3198 " boot parameter\n");
3199 hdmi_is_primary = 1;
Ravishangar Kalyanam5f0c6412012-03-15 17:24:11 -07003200 set_mdp_clocks_for_wuxga();
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08003201 }
3202 }
3203 if (strnlen(ext_panel, PANEL_NAME_MAX_LEN)) {
3204 strlcpy(msm_fb_pdata.ext_panel_name, ext_panel,
3205 PANEL_NAME_MAX_LEN);
3206 pr_debug("msm_fb_pdata.ext_panel_name %s\n",
3207 msm_fb_pdata.ext_panel_name);
3208 }
3209}
3210
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003211#if defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C) || \
3212 defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C_MODULE)
3213/*virtual key support */
3214static ssize_t tma300_vkeys_show(struct kobject *kobj,
3215 struct kobj_attribute *attr, char *buf)
3216{
3217 return sprintf(buf,
3218 __stringify(EV_KEY) ":" __stringify(KEY_BACK) ":60:900:90:120"
3219 ":" __stringify(EV_KEY) ":" __stringify(KEY_MENU) ":180:900:90:120"
3220 ":" __stringify(EV_KEY) ":" __stringify(KEY_HOME) ":300:900:90:120"
3221 ":" __stringify(EV_KEY) ":" __stringify(KEY_SEARCH) ":420:900:90:120"
3222 "\n");
3223}
3224
3225static struct kobj_attribute tma300_vkeys_attr = {
3226 .attr = {
3227 .mode = S_IRUGO,
3228 },
3229 .show = &tma300_vkeys_show,
3230};
3231
3232static struct attribute *tma300_properties_attrs[] = {
3233 &tma300_vkeys_attr.attr,
3234 NULL
3235};
3236
3237static struct attribute_group tma300_properties_attr_group = {
3238 .attrs = tma300_properties_attrs,
3239};
3240
3241static struct kobject *properties_kobj;
3242
3243
3244
3245#define CYTTSP_TS_GPIO_IRQ 61
3246static int cyttsp_platform_init(struct i2c_client *client)
3247{
3248 int rc = -EINVAL;
3249 struct regulator *pm8058_l5 = NULL, *pm8058_s3;
3250
3251 if (machine_is_msm8x60_fluid()) {
3252 pm8058_l5 = regulator_get(NULL, "8058_l5");
3253 if (IS_ERR(pm8058_l5)) {
3254 pr_err("%s: regulator get of 8058_l5 failed (%ld)\n",
3255 __func__, PTR_ERR(pm8058_l5));
3256 rc = PTR_ERR(pm8058_l5);
3257 return rc;
3258 }
3259 rc = regulator_set_voltage(pm8058_l5, 2850000, 2850000);
3260 if (rc) {
3261 pr_err("%s: regulator_set_voltage of 8058_l5 failed(%d)\n",
3262 __func__, rc);
3263 goto reg_l5_put;
3264 }
3265
3266 rc = regulator_enable(pm8058_l5);
3267 if (rc) {
3268 pr_err("%s: regulator_enable of 8058_l5 failed(%d)\n",
3269 __func__, rc);
3270 goto reg_l5_put;
3271 }
3272 }
3273 /* vote for s3 to enable i2c communication lines */
3274 pm8058_s3 = regulator_get(NULL, "8058_s3");
3275 if (IS_ERR(pm8058_s3)) {
3276 pr_err("%s: regulator get of 8058_s3 failed (%ld)\n",
3277 __func__, PTR_ERR(pm8058_s3));
3278 rc = PTR_ERR(pm8058_s3);
3279 goto reg_l5_disable;
3280 }
3281
3282 rc = regulator_set_voltage(pm8058_s3, 1800000, 1800000);
3283 if (rc) {
3284 pr_err("%s: regulator_set_voltage() = %d\n",
3285 __func__, rc);
3286 goto reg_s3_put;
3287 }
3288
3289 rc = regulator_enable(pm8058_s3);
3290 if (rc) {
3291 pr_err("%s: regulator_enable of 8058_l5 failed(%d)\n",
3292 __func__, rc);
3293 goto reg_s3_put;
3294 }
3295
3296 /* wait for vregs to stabilize */
3297 usleep_range(10000, 10000);
3298
3299 /* check this device active by reading first byte/register */
3300 rc = i2c_smbus_read_byte_data(client, 0x01);
3301 if (rc < 0) {
3302 pr_err("%s: i2c sanity check failed\n", __func__);
3303 goto reg_s3_disable;
3304 }
3305
3306 /* virtual keys */
3307 if (machine_is_msm8x60_fluid()) {
3308 tma300_vkeys_attr.attr.name = "virtualkeys.cyttsp-i2c";
3309 properties_kobj = kobject_create_and_add("board_properties",
3310 NULL);
3311 if (properties_kobj)
3312 rc = sysfs_create_group(properties_kobj,
3313 &tma300_properties_attr_group);
3314 if (!properties_kobj || rc)
3315 pr_err("%s: failed to create board_properties\n",
3316 __func__);
3317 }
3318 return CY_OK;
3319
3320reg_s3_disable:
3321 regulator_disable(pm8058_s3);
3322reg_s3_put:
3323 regulator_put(pm8058_s3);
3324reg_l5_disable:
3325 if (machine_is_msm8x60_fluid())
3326 regulator_disable(pm8058_l5);
3327reg_l5_put:
3328 if (machine_is_msm8x60_fluid())
3329 regulator_put(pm8058_l5);
3330 return rc;
3331}
3332
Anirudh Ghayalf9929b12011-09-07 15:57:36 +05303333/* TODO: Put the regulator to LPM / HPM in suspend/resume*/
3334static int cyttsp_platform_suspend(struct i2c_client *client)
3335{
3336 msleep(20);
3337
3338 return CY_OK;
3339}
3340
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003341static int cyttsp_platform_resume(struct i2c_client *client)
3342{
3343 /* add any special code to strobe a wakeup pin or chip reset */
3344 msleep(10);
3345
3346 return CY_OK;
3347}
3348
3349static struct cyttsp_platform_data cyttsp_fluid_pdata = {
3350 .flags = 0x04,
3351 .gen = CY_GEN3, /* or */
3352 .use_st = CY_USE_ST,
3353 .use_mt = CY_USE_MT,
3354 .use_hndshk = CY_SEND_HNDSHK,
3355 .use_trk_id = CY_USE_TRACKING_ID,
Anirudh Ghayal15187772011-06-22 17:39:41 +05303356 .use_sleep = CY_USE_DEEP_SLEEP_SEL | CY_USE_LOW_POWER_SEL,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003357 .use_gestures = CY_USE_GESTURES,
3358 /* activate up to 4 groups
3359 * and set active distance
3360 */
3361 .gest_set = CY_GEST_GRP1 | CY_GEST_GRP2 |
3362 CY_GEST_GRP3 | CY_GEST_GRP4 |
3363 CY_ACT_DIST,
3364 /* change act_intrvl to customize the Active power state
3365 * scanning/processing refresh interval for Operating mode
3366 */
3367 .act_intrvl = CY_ACT_INTRVL_DFLT,
3368 /* change tch_tmout to customize the touch timeout for the
3369 * Active power state for Operating mode
3370 */
3371 .tch_tmout = CY_TCH_TMOUT_DFLT,
3372 /* change lp_intrvl to customize the Low Power power state
3373 * scanning/processing refresh interval for Operating mode
3374 */
3375 .lp_intrvl = CY_LP_INTRVL_DFLT,
3376 .sleep_gpio = -1,
3377 .resout_gpio = -1,
3378 .irq_gpio = CYTTSP_TS_GPIO_IRQ,
3379 .resume = cyttsp_platform_resume,
Anirudh Ghayalf9929b12011-09-07 15:57:36 +05303380 .suspend = cyttsp_platform_suspend,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003381 .init = cyttsp_platform_init,
3382};
3383
3384static struct cyttsp_platform_data cyttsp_tmg240_pdata = {
3385 .panel_maxx = 1083,
3386 .panel_maxy = 659,
3387 .disp_minx = 30,
3388 .disp_maxx = 1053,
3389 .disp_miny = 30,
3390 .disp_maxy = 629,
3391 .correct_fw_ver = 8,
3392 .fw_fname = "cyttsp_8660_ffa.hex",
3393 .flags = 0x00,
3394 .gen = CY_GEN2, /* or */
3395 .use_st = CY_USE_ST,
3396 .use_mt = CY_USE_MT,
3397 .use_hndshk = CY_SEND_HNDSHK,
3398 .use_trk_id = CY_USE_TRACKING_ID,
Anirudh Ghayal15187772011-06-22 17:39:41 +05303399 .use_sleep = CY_USE_DEEP_SLEEP_SEL | CY_USE_LOW_POWER_SEL,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003400 .use_gestures = CY_USE_GESTURES,
3401 /* activate up to 4 groups
3402 * and set active distance
3403 */
3404 .gest_set = CY_GEST_GRP1 | CY_GEST_GRP2 |
3405 CY_GEST_GRP3 | CY_GEST_GRP4 |
3406 CY_ACT_DIST,
3407 /* change act_intrvl to customize the Active power state
3408 * scanning/processing refresh interval for Operating mode
3409 */
3410 .act_intrvl = CY_ACT_INTRVL_DFLT,
3411 /* change tch_tmout to customize the touch timeout for the
3412 * Active power state for Operating mode
3413 */
3414 .tch_tmout = CY_TCH_TMOUT_DFLT,
3415 /* change lp_intrvl to customize the Low Power power state
3416 * scanning/processing refresh interval for Operating mode
3417 */
3418 .lp_intrvl = CY_LP_INTRVL_DFLT,
3419 .sleep_gpio = -1,
3420 .resout_gpio = -1,
3421 .irq_gpio = CYTTSP_TS_GPIO_IRQ,
3422 .resume = cyttsp_platform_resume,
Anirudh Ghayalf9929b12011-09-07 15:57:36 +05303423 .suspend = cyttsp_platform_suspend,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003424 .init = cyttsp_platform_init,
Mohan Pallaka1ea7d8a2011-08-18 15:06:00 +05303425 .disable_ghost_det = true,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003426};
3427static void cyttsp_set_params(void)
3428{
3429 if (SOCINFO_VERSION_MAJOR(socinfo_get_platform_version()) < 3) {
3430 cyttsp_fluid_pdata.fw_fname = "cyttsp_8660_fluid_p2.hex";
3431 cyttsp_fluid_pdata.panel_maxx = 539;
3432 cyttsp_fluid_pdata.panel_maxy = 994;
3433 cyttsp_fluid_pdata.disp_minx = 30;
3434 cyttsp_fluid_pdata.disp_maxx = 509;
3435 cyttsp_fluid_pdata.disp_miny = 60;
3436 cyttsp_fluid_pdata.disp_maxy = 859;
3437 cyttsp_fluid_pdata.correct_fw_ver = 4;
3438 } else {
3439 cyttsp_fluid_pdata.fw_fname = "cyttsp_8660_fluid_p3.hex";
3440 cyttsp_fluid_pdata.panel_maxx = 550;
3441 cyttsp_fluid_pdata.panel_maxy = 1013;
3442 cyttsp_fluid_pdata.disp_minx = 35;
3443 cyttsp_fluid_pdata.disp_maxx = 515;
3444 cyttsp_fluid_pdata.disp_miny = 69;
3445 cyttsp_fluid_pdata.disp_maxy = 869;
3446 cyttsp_fluid_pdata.correct_fw_ver = 5;
3447 }
3448
3449}
3450
3451static struct i2c_board_info cyttsp_fluid_info[] __initdata = {
3452 {
3453 I2C_BOARD_INFO(CY_I2C_NAME, 0x24),
3454 .platform_data = &cyttsp_fluid_pdata,
3455#ifndef CY_USE_TIMER
3456 .irq = MSM_GPIO_TO_INT(CYTTSP_TS_GPIO_IRQ),
3457#endif /* CY_USE_TIMER */
3458 },
3459};
3460
3461static struct i2c_board_info cyttsp_ffa_info[] __initdata = {
3462 {
3463 I2C_BOARD_INFO(CY_I2C_NAME, 0x3b),
3464 .platform_data = &cyttsp_tmg240_pdata,
3465#ifndef CY_USE_TIMER
3466 .irq = MSM_GPIO_TO_INT(CYTTSP_TS_GPIO_IRQ),
3467#endif /* CY_USE_TIMER */
3468 },
3469};
3470#endif
3471
3472static struct regulator *vreg_tmg200;
3473
3474#define TS_PEN_IRQ_GPIO 61
3475static int tmg200_power(int vreg_on)
3476{
3477 int rc = -EINVAL;
3478
3479 if (!vreg_tmg200) {
3480 printk(KERN_ERR "%s: regulator 8058_s3 not found (%d)\n",
3481 __func__, rc);
3482 return rc;
3483 }
3484
3485 rc = vreg_on ? regulator_enable(vreg_tmg200) :
3486 regulator_disable(vreg_tmg200);
3487 if (rc < 0)
3488 printk(KERN_ERR "%s: vreg 8058_s3 %s failed (%d)\n",
3489 __func__, vreg_on ? "enable" : "disable", rc);
3490
3491 /* wait for vregs to stabilize */
Amy Maloche12b5d4e2011-08-03 15:42:28 -07003492 msleep(20);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003493
3494 return rc;
3495}
3496
3497static int tmg200_dev_setup(bool enable)
3498{
3499 int rc;
3500
3501 if (enable) {
3502 vreg_tmg200 = regulator_get(NULL, "8058_s3");
3503 if (IS_ERR(vreg_tmg200)) {
3504 pr_err("%s: regulator get of 8058_s3 failed (%ld)\n",
3505 __func__, PTR_ERR(vreg_tmg200));
3506 rc = PTR_ERR(vreg_tmg200);
3507 return rc;
3508 }
3509
3510 rc = regulator_set_voltage(vreg_tmg200, 1800000, 1800000);
3511 if (rc) {
3512 pr_err("%s: regulator_set_voltage() = %d\n",
3513 __func__, rc);
3514 goto reg_put;
3515 }
3516 } else {
3517 /* put voltage sources */
3518 regulator_put(vreg_tmg200);
3519 }
3520 return 0;
3521reg_put:
3522 regulator_put(vreg_tmg200);
3523 return rc;
3524}
3525
3526static struct cy8c_ts_platform_data cy8ctmg200_pdata = {
3527 .ts_name = "msm_tmg200_ts",
3528 .dis_min_x = 0,
3529 .dis_max_x = 1023,
3530 .dis_min_y = 0,
3531 .dis_max_y = 599,
3532 .min_tid = 0,
3533 .max_tid = 255,
3534 .min_touch = 0,
3535 .max_touch = 255,
3536 .min_width = 0,
3537 .max_width = 255,
3538 .power_on = tmg200_power,
3539 .dev_setup = tmg200_dev_setup,
3540 .nfingers = 2,
3541 .irq_gpio = TS_PEN_IRQ_GPIO,
3542 .resout_gpio = GPIO_CAP_TS_RESOUT_N,
3543};
3544
3545static struct i2c_board_info cy8ctmg200_board_info[] = {
3546 {
3547 I2C_BOARD_INFO("cy8ctmg200", 0x2),
3548 .platform_data = &cy8ctmg200_pdata,
3549 }
3550};
3551
Zhang Chang Ken211df572011-07-05 19:16:39 -04003552static struct regulator *vreg_tma340;
3553
3554static int tma340_power(int vreg_on)
3555{
3556 int rc = -EINVAL;
3557
3558 if (!vreg_tma340) {
3559 pr_err("%s: regulator 8901_l2 not found (%d)\n",
3560 __func__, rc);
3561 return rc;
3562 }
3563
3564 rc = vreg_on ? regulator_enable(vreg_tma340) :
3565 regulator_disable(vreg_tma340);
3566 if (rc < 0)
3567 pr_err("%s: vreg 8901_l2 %s failed (%d)\n",
3568 __func__, vreg_on ? "enable" : "disable", rc);
3569
3570 /* wait for vregs to stabilize */
Amy Malocheb5c67e8d2011-08-18 16:39:35 -07003571 msleep(100);
Zhang Chang Ken211df572011-07-05 19:16:39 -04003572
3573 return rc;
3574}
3575
3576static struct kobject *tma340_prop_kobj;
3577
3578static int tma340_dragon_dev_setup(bool enable)
3579{
3580 int rc;
3581
3582 if (enable) {
3583 vreg_tma340 = regulator_get(NULL, "8901_l2");
3584 if (IS_ERR(vreg_tma340)) {
3585 pr_err("%s: regulator get of 8901_l2 failed (%ld)\n",
3586 __func__, PTR_ERR(vreg_tma340));
3587 rc = PTR_ERR(vreg_tma340);
3588 return rc;
3589 }
3590
3591 rc = regulator_set_voltage(vreg_tma340, 3300000, 3300000);
3592 if (rc) {
3593 pr_err("%s: regulator_set_voltage() = %d\n",
3594 __func__, rc);
3595 goto reg_put;
3596 }
3597 tma300_vkeys_attr.attr.name = "virtualkeys.cy8ctma340";
3598 tma340_prop_kobj = kobject_create_and_add("board_properties",
3599 NULL);
3600 if (tma340_prop_kobj) {
3601 rc = sysfs_create_group(tma340_prop_kobj,
3602 &tma300_properties_attr_group);
3603 if (rc) {
3604 kobject_put(tma340_prop_kobj);
3605 pr_err("%s: failed to create board_properties\n",
3606 __func__);
3607 goto reg_put;
3608 }
3609 }
3610
3611 } else {
3612 /* put voltage sources */
3613 regulator_put(vreg_tma340);
3614 /* destroy virtual keys */
3615 if (tma340_prop_kobj) {
3616 sysfs_remove_group(tma340_prop_kobj,
3617 &tma300_properties_attr_group);
3618 kobject_put(tma340_prop_kobj);
3619 }
3620 }
3621 return 0;
3622reg_put:
3623 regulator_put(vreg_tma340);
3624 return rc;
3625}
3626
3627
3628static struct cy8c_ts_platform_data cy8ctma340_dragon_pdata = {
3629 .ts_name = "cy8ctma340",
3630 .dis_min_x = 0,
3631 .dis_max_x = 479,
3632 .dis_min_y = 0,
3633 .dis_max_y = 799,
3634 .min_tid = 0,
3635 .max_tid = 255,
3636 .min_touch = 0,
3637 .max_touch = 255,
3638 .min_width = 0,
3639 .max_width = 255,
3640 .power_on = tma340_power,
3641 .dev_setup = tma340_dragon_dev_setup,
3642 .nfingers = 2,
3643 .irq_gpio = TS_PEN_IRQ_GPIO,
3644 .resout_gpio = -1,
3645};
3646
3647static struct i2c_board_info cy8ctma340_dragon_board_info[] = {
3648 {
3649 I2C_BOARD_INFO("cy8ctma340", 0x24),
3650 .platform_data = &cy8ctma340_dragon_pdata,
3651 }
3652};
3653
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003654#ifdef CONFIG_SERIAL_MSM_HS
3655static int configure_uart_gpios(int on)
3656{
3657 int ret = 0, i;
3658 int uart_gpios[] = {53, 54, 55, 56};
3659 for (i = 0; i < ARRAY_SIZE(uart_gpios); i++) {
3660 if (on) {
3661 ret = msm_gpiomux_get(uart_gpios[i]);
3662 if (unlikely(ret))
3663 break;
3664 } else {
3665 ret = msm_gpiomux_put(uart_gpios[i]);
3666 if (unlikely(ret))
3667 return ret;
3668 }
3669 }
3670 if (ret)
3671 for (; i >= 0; i--)
3672 msm_gpiomux_put(uart_gpios[i]);
3673 return ret;
3674}
3675static struct msm_serial_hs_platform_data msm_uart_dm1_pdata = {
3676 .inject_rx_on_wakeup = 1,
3677 .rx_to_inject = 0xFD,
3678 .gpio_config = configure_uart_gpios,
3679};
3680#endif
3681
3682
3683#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
3684
3685static struct gpio_led gpio_exp_leds_config[] = {
3686 {
3687 .name = "left_led1:green",
3688 .gpio = GPIO_LEFT_LED_1,
3689 .active_low = 1,
3690 .retain_state_suspended = 0,
3691 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3692 },
3693 {
3694 .name = "left_led2:red",
3695 .gpio = GPIO_LEFT_LED_2,
3696 .active_low = 1,
3697 .retain_state_suspended = 0,
3698 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3699 },
3700 {
3701 .name = "left_led3:green",
3702 .gpio = GPIO_LEFT_LED_3,
3703 .active_low = 1,
3704 .retain_state_suspended = 0,
3705 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3706 },
3707 {
3708 .name = "wlan_led:orange",
3709 .gpio = GPIO_LEFT_LED_WLAN,
3710 .active_low = 1,
3711 .retain_state_suspended = 0,
3712 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3713 },
3714 {
3715 .name = "left_led5:green",
3716 .gpio = GPIO_LEFT_LED_5,
3717 .active_low = 1,
3718 .retain_state_suspended = 0,
3719 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3720 },
3721 {
3722 .name = "right_led1:green",
3723 .gpio = GPIO_RIGHT_LED_1,
3724 .active_low = 1,
3725 .retain_state_suspended = 0,
3726 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3727 },
3728 {
3729 .name = "right_led2:red",
3730 .gpio = GPIO_RIGHT_LED_2,
3731 .active_low = 1,
3732 .retain_state_suspended = 0,
3733 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3734 },
3735 {
3736 .name = "right_led3:green",
3737 .gpio = GPIO_RIGHT_LED_3,
3738 .active_low = 1,
3739 .retain_state_suspended = 0,
3740 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3741 },
3742 {
3743 .name = "bt_led:blue",
3744 .gpio = GPIO_RIGHT_LED_BT,
3745 .active_low = 1,
3746 .retain_state_suspended = 0,
3747 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3748 },
3749 {
3750 .name = "right_led5:green",
3751 .gpio = GPIO_RIGHT_LED_5,
3752 .active_low = 1,
3753 .retain_state_suspended = 0,
3754 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3755 },
3756};
3757
3758static struct gpio_led_platform_data gpio_leds_pdata = {
3759 .num_leds = ARRAY_SIZE(gpio_exp_leds_config),
3760 .leds = gpio_exp_leds_config,
3761};
3762
3763static struct platform_device gpio_leds = {
3764 .name = "leds-gpio",
3765 .id = -1,
3766 .dev = {
3767 .platform_data = &gpio_leds_pdata,
3768 },
3769};
3770
3771static struct gpio_led fluid_gpio_leds[] = {
3772 {
3773 .name = "dual_led:green",
3774 .gpio = GPIO_LED1_GREEN_N,
3775 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3776 .active_low = 1,
3777 .retain_state_suspended = 0,
3778 },
3779 {
3780 .name = "dual_led:red",
3781 .gpio = GPIO_LED2_RED_N,
3782 .default_state = LEDS_GPIO_DEFSTATE_OFF,
3783 .active_low = 1,
3784 .retain_state_suspended = 0,
3785 },
3786};
3787
3788static struct gpio_led_platform_data gpio_led_pdata = {
3789 .leds = fluid_gpio_leds,
3790 .num_leds = ARRAY_SIZE(fluid_gpio_leds),
3791};
3792
3793static struct platform_device fluid_leds_gpio = {
3794 .name = "leds-gpio",
3795 .id = -1,
3796 .dev = {
3797 .platform_data = &gpio_led_pdata,
3798 },
3799};
3800
3801#endif
3802
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003803#ifdef CONFIG_BATTERY_MSM8X60
3804static struct msm_charger_platform_data msm_charger_data = {
3805 .safety_time = 180,
3806 .update_time = 1,
3807 .max_voltage = 4200,
3808 .min_voltage = 3200,
3809};
3810
3811static struct platform_device msm_charger_device = {
3812 .name = "msm-charger",
3813 .id = -1,
3814 .dev = {
3815 .platform_data = &msm_charger_data,
3816 }
3817};
3818#endif
3819
3820/*
3821 * Consumer specific regulator names:
3822 * regulator name consumer dev_name
3823 */
3824static struct regulator_consumer_supply vreg_consumers_PM8058_L0[] = {
3825 REGULATOR_SUPPLY("8058_l0", NULL),
3826};
3827static struct regulator_consumer_supply vreg_consumers_PM8058_L1[] = {
3828 REGULATOR_SUPPLY("8058_l1", NULL),
3829};
3830static struct regulator_consumer_supply vreg_consumers_PM8058_L2[] = {
3831 REGULATOR_SUPPLY("8058_l2", NULL),
3832};
3833static struct regulator_consumer_supply vreg_consumers_PM8058_L3[] = {
3834 REGULATOR_SUPPLY("8058_l3", NULL),
3835};
3836static struct regulator_consumer_supply vreg_consumers_PM8058_L4[] = {
3837 REGULATOR_SUPPLY("8058_l4", NULL),
3838};
3839static struct regulator_consumer_supply vreg_consumers_PM8058_L5[] = {
3840 REGULATOR_SUPPLY("8058_l5", NULL),
3841};
3842static struct regulator_consumer_supply vreg_consumers_PM8058_L6[] = {
3843 REGULATOR_SUPPLY("8058_l6", NULL),
3844};
3845static struct regulator_consumer_supply vreg_consumers_PM8058_L7[] = {
3846 REGULATOR_SUPPLY("8058_l7", NULL),
3847};
3848static struct regulator_consumer_supply vreg_consumers_PM8058_L8[] = {
3849 REGULATOR_SUPPLY("8058_l8", NULL),
3850};
3851static struct regulator_consumer_supply vreg_consumers_PM8058_L9[] = {
3852 REGULATOR_SUPPLY("8058_l9", NULL),
3853};
3854static struct regulator_consumer_supply vreg_consumers_PM8058_L10[] = {
3855 REGULATOR_SUPPLY("8058_l10", NULL),
3856};
3857static struct regulator_consumer_supply vreg_consumers_PM8058_L11[] = {
3858 REGULATOR_SUPPLY("8058_l11", NULL),
3859};
3860static struct regulator_consumer_supply vreg_consumers_PM8058_L12[] = {
3861 REGULATOR_SUPPLY("8058_l12", NULL),
3862};
3863static struct regulator_consumer_supply vreg_consumers_PM8058_L13[] = {
3864 REGULATOR_SUPPLY("8058_l13", NULL),
3865};
3866static struct regulator_consumer_supply vreg_consumers_PM8058_L14[] = {
3867 REGULATOR_SUPPLY("8058_l14", NULL),
3868};
3869static struct regulator_consumer_supply vreg_consumers_PM8058_L15[] = {
3870 REGULATOR_SUPPLY("8058_l15", NULL),
3871};
3872static struct regulator_consumer_supply vreg_consumers_PM8058_L16[] = {
3873 REGULATOR_SUPPLY("8058_l16", NULL),
3874};
3875static struct regulator_consumer_supply vreg_consumers_PM8058_L17[] = {
3876 REGULATOR_SUPPLY("8058_l17", NULL),
3877};
3878static struct regulator_consumer_supply vreg_consumers_PM8058_L18[] = {
3879 REGULATOR_SUPPLY("8058_l18", NULL),
3880};
3881static struct regulator_consumer_supply vreg_consumers_PM8058_L19[] = {
3882 REGULATOR_SUPPLY("8058_l19", NULL),
3883};
3884static struct regulator_consumer_supply vreg_consumers_PM8058_L20[] = {
3885 REGULATOR_SUPPLY("8058_l20", NULL),
3886};
3887static struct regulator_consumer_supply vreg_consumers_PM8058_L21[] = {
3888 REGULATOR_SUPPLY("8058_l21", NULL),
3889};
3890static struct regulator_consumer_supply vreg_consumers_PM8058_L22[] = {
3891 REGULATOR_SUPPLY("8058_l22", NULL),
3892};
3893static struct regulator_consumer_supply vreg_consumers_PM8058_L23[] = {
3894 REGULATOR_SUPPLY("8058_l23", NULL),
3895};
3896static struct regulator_consumer_supply vreg_consumers_PM8058_L24[] = {
3897 REGULATOR_SUPPLY("8058_l24", NULL),
3898};
3899static struct regulator_consumer_supply vreg_consumers_PM8058_L25[] = {
3900 REGULATOR_SUPPLY("8058_l25", NULL),
3901};
3902static struct regulator_consumer_supply vreg_consumers_PM8058_S0[] = {
3903 REGULATOR_SUPPLY("8058_s0", NULL),
3904};
3905static struct regulator_consumer_supply vreg_consumers_PM8058_S1[] = {
3906 REGULATOR_SUPPLY("8058_s1", NULL),
3907};
3908static struct regulator_consumer_supply vreg_consumers_PM8058_S2[] = {
3909 REGULATOR_SUPPLY("8058_s2", NULL),
3910};
3911static struct regulator_consumer_supply vreg_consumers_PM8058_S3[] = {
3912 REGULATOR_SUPPLY("8058_s3", NULL),
3913};
3914static struct regulator_consumer_supply vreg_consumers_PM8058_S4[] = {
3915 REGULATOR_SUPPLY("8058_s4", NULL),
3916};
3917static struct regulator_consumer_supply vreg_consumers_PM8058_LVS0[] = {
3918 REGULATOR_SUPPLY("8058_lvs0", NULL),
3919};
3920static struct regulator_consumer_supply vreg_consumers_PM8058_LVS1[] = {
3921 REGULATOR_SUPPLY("8058_lvs1", NULL),
3922};
3923static struct regulator_consumer_supply vreg_consumers_PM8058_NCP[] = {
3924 REGULATOR_SUPPLY("8058_ncp", NULL),
3925};
3926
3927static struct regulator_consumer_supply vreg_consumers_PM8901_L0[] = {
3928 REGULATOR_SUPPLY("8901_l0", NULL),
3929};
3930static struct regulator_consumer_supply vreg_consumers_PM8901_L1[] = {
3931 REGULATOR_SUPPLY("8901_l1", NULL),
3932};
3933static struct regulator_consumer_supply vreg_consumers_PM8901_L2[] = {
3934 REGULATOR_SUPPLY("8901_l2", NULL),
3935};
3936static struct regulator_consumer_supply vreg_consumers_PM8901_L3[] = {
3937 REGULATOR_SUPPLY("8901_l3", NULL),
3938};
3939static struct regulator_consumer_supply vreg_consumers_PM8901_L4[] = {
3940 REGULATOR_SUPPLY("8901_l4", NULL),
3941};
3942static struct regulator_consumer_supply vreg_consumers_PM8901_L5[] = {
3943 REGULATOR_SUPPLY("8901_l5", NULL),
3944};
3945static struct regulator_consumer_supply vreg_consumers_PM8901_L6[] = {
3946 REGULATOR_SUPPLY("8901_l6", NULL),
3947};
3948static struct regulator_consumer_supply vreg_consumers_PM8901_S2[] = {
3949 REGULATOR_SUPPLY("8901_s2", NULL),
3950};
3951static struct regulator_consumer_supply vreg_consumers_PM8901_S3[] = {
3952 REGULATOR_SUPPLY("8901_s3", NULL),
3953};
3954static struct regulator_consumer_supply vreg_consumers_PM8901_S4[] = {
3955 REGULATOR_SUPPLY("8901_s4", NULL),
3956};
3957static struct regulator_consumer_supply vreg_consumers_PM8901_LVS0[] = {
3958 REGULATOR_SUPPLY("8901_lvs0", NULL),
3959};
3960static struct regulator_consumer_supply vreg_consumers_PM8901_LVS1[] = {
3961 REGULATOR_SUPPLY("8901_lvs1", NULL),
3962};
3963static struct regulator_consumer_supply vreg_consumers_PM8901_LVS2[] = {
3964 REGULATOR_SUPPLY("8901_lvs2", NULL),
3965};
3966static struct regulator_consumer_supply vreg_consumers_PM8901_LVS3[] = {
3967 REGULATOR_SUPPLY("8901_lvs3", NULL),
3968};
3969static struct regulator_consumer_supply vreg_consumers_PM8901_MVS0[] = {
3970 REGULATOR_SUPPLY("8901_mvs0", NULL),
3971};
3972
David Collins6f032ba2011-08-31 14:08:15 -07003973/* Pin control regulators */
3974static struct regulator_consumer_supply vreg_consumers_PM8058_L8_PC[] = {
3975 REGULATOR_SUPPLY("8058_l8_pc", NULL),
3976};
3977static struct regulator_consumer_supply vreg_consumers_PM8058_L20_PC[] = {
3978 REGULATOR_SUPPLY("8058_l20_pc", NULL),
3979};
3980static struct regulator_consumer_supply vreg_consumers_PM8058_L21_PC[] = {
3981 REGULATOR_SUPPLY("8058_l21_pc", NULL),
3982};
3983static struct regulator_consumer_supply vreg_consumers_PM8058_S2_PC[] = {
3984 REGULATOR_SUPPLY("8058_s2_pc", NULL),
3985};
3986static struct regulator_consumer_supply vreg_consumers_PM8901_L0_PC[] = {
3987 REGULATOR_SUPPLY("8901_l0_pc", NULL),
3988};
3989static struct regulator_consumer_supply vreg_consumers_PM8901_S4_PC[] = {
3990 REGULATOR_SUPPLY("8901_s4_pc", NULL),
3991};
3992
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003993#define RPM_VREG_INIT(_id, _min_uV, _max_uV, _modes, _ops, _apply_uV, \
3994 _default_uV, _peak_uA, _avg_uA, _pull_down, _pin_ctrl, \
David Collins15789042012-03-19 10:44:36 -07003995 _freq, _pin_fn, _force_mode, _sleep_set_force_mode, \
3996 _state, _sleep_selectable, _always_on) \
David Collins6f032ba2011-08-31 14:08:15 -07003997 { \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07003998 .init_data = { \
3999 .constraints = { \
David Collins6f032ba2011-08-31 14:08:15 -07004000 .valid_modes_mask = _modes, \
4001 .valid_ops_mask = _ops, \
4002 .min_uV = _min_uV, \
4003 .max_uV = _max_uV, \
4004 .input_uV = _min_uV, \
4005 .apply_uV = _apply_uV, \
4006 .always_on = _always_on, \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004007 }, \
David Collins6f032ba2011-08-31 14:08:15 -07004008 .consumer_supplies = vreg_consumers_##_id, \
4009 .num_consumer_supplies = \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004010 ARRAY_SIZE(vreg_consumers_##_id), \
4011 }, \
David Collins6f032ba2011-08-31 14:08:15 -07004012 .id = RPM_VREG_ID_##_id, \
4013 .default_uV = _default_uV, \
4014 .peak_uA = _peak_uA, \
4015 .avg_uA = _avg_uA, \
4016 .pull_down_enable = _pull_down, \
4017 .pin_ctrl = _pin_ctrl, \
4018 .freq = RPM_VREG_FREQ_##_freq, \
4019 .pin_fn = _pin_fn, \
4020 .force_mode = _force_mode, \
David Collins15789042012-03-19 10:44:36 -07004021 .sleep_set_force_mode = _sleep_set_force_mode, \
David Collins6f032ba2011-08-31 14:08:15 -07004022 .state = _state, \
4023 .sleep_selectable = _sleep_selectable, \
4024 }
4025
4026/* Pin control initialization */
4027#define RPM_PC(_id, _always_on, _pin_fn, _pin_ctrl) \
4028 { \
4029 .init_data = { \
4030 .constraints = { \
4031 .valid_ops_mask = REGULATOR_CHANGE_STATUS, \
4032 .always_on = _always_on, \
4033 }, \
4034 .num_consumer_supplies = \
4035 ARRAY_SIZE(vreg_consumers_##_id##_PC), \
4036 .consumer_supplies = vreg_consumers_##_id##_PC, \
4037 }, \
4038 .id = RPM_VREG_ID_##_id##_PC, \
4039 .pin_fn = RPM_VREG_PIN_FN_8660_##_pin_fn, \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004040 .pin_ctrl = _pin_ctrl, \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004041 }
4042
4043/*
4044 * The default LPM/HPM state of an RPM controlled regulator can be controlled
4045 * via the peak_uA value specified in the table below. If the value is less
4046 * than the high power min threshold for the regulator, then the regulator will
4047 * be set to LPM. Otherwise, it will be set to HPM.
4048 *
4049 * This value can be further overridden by specifying an initial mode via
4050 * .init_data.constraints.initial_mode.
4051 */
4052
David Collins6f032ba2011-08-31 14:08:15 -07004053#define RPM_LDO(_id, _always_on, _pd, _sleep_selectable, _min_uV, _max_uV, \
4054 _init_peak_uA) \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004055 RPM_VREG_INIT(_id, _min_uV, _max_uV, REGULATOR_MODE_FAST | \
4056 REGULATOR_MODE_NORMAL | REGULATOR_MODE_IDLE | \
4057 REGULATOR_MODE_STANDBY, REGULATOR_CHANGE_VOLTAGE | \
4058 REGULATOR_CHANGE_STATUS | REGULATOR_CHANGE_MODE | \
4059 REGULATOR_CHANGE_DRMS, 0, _min_uV, _init_peak_uA, \
David Collins6f032ba2011-08-31 14:08:15 -07004060 _init_peak_uA, _pd, RPM_VREG_PIN_CTRL_NONE, NONE, \
4061 RPM_VREG_PIN_FN_8660_ENABLE, \
David Collins15789042012-03-19 10:44:36 -07004062 RPM_VREG_FORCE_MODE_8660_NONE, \
David Collins6f032ba2011-08-31 14:08:15 -07004063 RPM_VREG_FORCE_MODE_8660_NONE, RPM_VREG_STATE_OFF, \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004064 _sleep_selectable, _always_on)
4065
David Collins6f032ba2011-08-31 14:08:15 -07004066#define RPM_SMPS(_id, _always_on, _pd, _sleep_selectable, _min_uV, _max_uV, \
4067 _init_peak_uA, _freq) \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004068 RPM_VREG_INIT(_id, _min_uV, _max_uV, REGULATOR_MODE_FAST | \
4069 REGULATOR_MODE_NORMAL | REGULATOR_MODE_IDLE | \
4070 REGULATOR_MODE_STANDBY, REGULATOR_CHANGE_VOLTAGE | \
4071 REGULATOR_CHANGE_STATUS | REGULATOR_CHANGE_MODE | \
4072 REGULATOR_CHANGE_DRMS, 0, _min_uV, _init_peak_uA, \
David Collins6f032ba2011-08-31 14:08:15 -07004073 _init_peak_uA, _pd, RPM_VREG_PIN_CTRL_NONE, _freq, \
4074 RPM_VREG_PIN_FN_8660_ENABLE, \
David Collins15789042012-03-19 10:44:36 -07004075 RPM_VREG_FORCE_MODE_8660_NONE, \
David Collins6f032ba2011-08-31 14:08:15 -07004076 RPM_VREG_FORCE_MODE_8660_NONE, RPM_VREG_STATE_OFF, \
4077 _sleep_selectable, _always_on)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004078
David Collins6f032ba2011-08-31 14:08:15 -07004079#define RPM_VS(_id, _always_on, _pd, _sleep_selectable) \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004080 RPM_VREG_INIT(_id, 0, 0, REGULATOR_MODE_NORMAL | REGULATOR_MODE_IDLE, \
4081 REGULATOR_CHANGE_STATUS | REGULATOR_CHANGE_MODE, 0, 0, \
David Collins6f032ba2011-08-31 14:08:15 -07004082 1000, 1000, _pd, RPM_VREG_PIN_CTRL_NONE, NONE, \
4083 RPM_VREG_PIN_FN_8660_ENABLE, \
David Collins15789042012-03-19 10:44:36 -07004084 RPM_VREG_FORCE_MODE_8660_NONE, \
David Collins6f032ba2011-08-31 14:08:15 -07004085 RPM_VREG_FORCE_MODE_8660_NONE, RPM_VREG_STATE_OFF, \
4086 _sleep_selectable, _always_on)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004087
David Collins6f032ba2011-08-31 14:08:15 -07004088#define RPM_NCP(_id, _always_on, _pd, _sleep_selectable, _min_uV, _max_uV) \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004089 RPM_VREG_INIT(_id, _min_uV, _max_uV, REGULATOR_MODE_NORMAL, \
4090 REGULATOR_CHANGE_VOLTAGE | REGULATOR_CHANGE_STATUS, 0, \
David Collins6f032ba2011-08-31 14:08:15 -07004091 _min_uV, 1000, 1000, _pd, RPM_VREG_PIN_CTRL_NONE, NONE, \
4092 RPM_VREG_PIN_FN_8660_ENABLE, \
David Collins15789042012-03-19 10:44:36 -07004093 RPM_VREG_FORCE_MODE_8660_NONE, \
David Collins6f032ba2011-08-31 14:08:15 -07004094 RPM_VREG_FORCE_MODE_8660_NONE, RPM_VREG_STATE_OFF, \
4095 _sleep_selectable, _always_on)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004096
David Collins6f032ba2011-08-31 14:08:15 -07004097#define LDO50HMIN RPM_VREG_8660_LDO_50_HPM_MIN_LOAD
4098#define LDO150HMIN RPM_VREG_8660_LDO_150_HPM_MIN_LOAD
4099#define LDO300HMIN RPM_VREG_8660_LDO_300_HPM_MIN_LOAD
4100#define SMPS_HMIN RPM_VREG_8660_SMPS_HPM_MIN_LOAD
4101#define FTS_HMIN RPM_VREG_8660_FTSMPS_HPM_MIN_LOAD
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004102
David Collins6f032ba2011-08-31 14:08:15 -07004103/* RPM early regulator constraints */
4104static struct rpm_regulator_init_data rpm_regulator_early_init_data[] = {
4105 /* ID a_on pd ss min_uV max_uV init_ip freq */
Matt Wagantall2ecbec22012-03-13 23:18:07 -07004106 RPM_SMPS(PM8058_S0, 0, 1, 1, 500000, 1325000, SMPS_HMIN, 1p60),
David Collins6f032ba2011-08-31 14:08:15 -07004107 RPM_SMPS(PM8058_S1, 0, 1, 1, 500000, 1250000, SMPS_HMIN, 1p60),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004108};
4109
David Collins6f032ba2011-08-31 14:08:15 -07004110/* RPM regulator constraints */
4111static struct rpm_regulator_init_data rpm_regulator_init_data[] = {
4112 /* ID a_on pd ss min_uV max_uV init_ip */
4113 RPM_LDO(PM8058_L0, 0, 1, 0, 1200000, 1200000, LDO150HMIN),
4114 RPM_LDO(PM8058_L1, 0, 1, 0, 1200000, 1200000, LDO300HMIN),
4115 RPM_LDO(PM8058_L2, 0, 1, 0, 1800000, 2600000, LDO300HMIN),
4116 RPM_LDO(PM8058_L3, 0, 1, 0, 1800000, 1800000, LDO150HMIN),
4117 RPM_LDO(PM8058_L4, 0, 1, 0, 2850000, 2850000, LDO50HMIN),
4118 RPM_LDO(PM8058_L5, 0, 1, 0, 2850000, 2850000, LDO300HMIN),
4119 RPM_LDO(PM8058_L6, 0, 1, 0, 3000000, 3600000, LDO50HMIN),
4120 RPM_LDO(PM8058_L7, 0, 1, 0, 1800000, 1800000, LDO50HMIN),
4121 RPM_LDO(PM8058_L8, 0, 1, 0, 2900000, 3050000, LDO300HMIN),
4122 RPM_LDO(PM8058_L9, 0, 1, 0, 1800000, 1800000, LDO300HMIN),
4123 RPM_LDO(PM8058_L10, 0, 1, 0, 2600000, 2600000, LDO300HMIN),
4124 RPM_LDO(PM8058_L11, 0, 1, 0, 1500000, 1500000, LDO150HMIN),
4125 RPM_LDO(PM8058_L12, 0, 1, 0, 2900000, 2900000, LDO150HMIN),
4126 RPM_LDO(PM8058_L13, 0, 1, 0, 2050000, 2050000, LDO300HMIN),
4127 RPM_LDO(PM8058_L14, 0, 0, 0, 2850000, 2850000, LDO300HMIN),
4128 RPM_LDO(PM8058_L15, 0, 1, 0, 2850000, 2850000, LDO300HMIN),
4129 RPM_LDO(PM8058_L16, 1, 1, 0, 1800000, 1800000, LDO300HMIN),
4130 RPM_LDO(PM8058_L17, 0, 1, 0, 2600000, 2600000, LDO150HMIN),
4131 RPM_LDO(PM8058_L18, 0, 1, 0, 2200000, 2200000, LDO150HMIN),
4132 RPM_LDO(PM8058_L19, 0, 1, 0, 2500000, 2500000, LDO150HMIN),
4133 RPM_LDO(PM8058_L20, 0, 1, 0, 1800000, 1800000, LDO150HMIN),
4134 RPM_LDO(PM8058_L21, 1, 1, 0, 1200000, 1200000, LDO150HMIN),
4135 RPM_LDO(PM8058_L22, 0, 1, 0, 1150000, 1150000, LDO300HMIN),
4136 RPM_LDO(PM8058_L23, 0, 1, 0, 1200000, 1200000, LDO300HMIN),
4137 RPM_LDO(PM8058_L24, 0, 1, 0, 1200000, 1200000, LDO150HMIN),
4138 RPM_LDO(PM8058_L25, 0, 1, 0, 1200000, 1200000, LDO150HMIN),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004139
David Collins6f032ba2011-08-31 14:08:15 -07004140 /* ID a_on pd ss min_uV max_uV init_ip freq */
4141 RPM_SMPS(PM8058_S2, 0, 1, 1, 1200000, 1400000, SMPS_HMIN, 1p60),
4142 RPM_SMPS(PM8058_S3, 1, 1, 0, 1800000, 1800000, SMPS_HMIN, 1p60),
4143 RPM_SMPS(PM8058_S4, 1, 1, 0, 2200000, 2200000, SMPS_HMIN, 1p60),
4144
4145 /* ID a_on pd ss */
4146 RPM_VS(PM8058_LVS0, 0, 1, 0),
4147 RPM_VS(PM8058_LVS1, 0, 1, 0),
4148
4149 /* ID a_on pd ss min_uV max_uV */
4150 RPM_NCP(PM8058_NCP, 0, 1, 0, 1800000, 1800000),
4151
4152 /* ID a_on pd ss min_uV max_uV init_ip */
4153 RPM_LDO(PM8901_L0, 0, 1, 0, 1200000, 1200000, LDO300HMIN),
4154 RPM_LDO(PM8901_L1, 0, 1, 0, 3300000, 3300000, LDO300HMIN),
4155 RPM_LDO(PM8901_L2, 0, 1, 0, 2850000, 3300000, LDO300HMIN),
4156 RPM_LDO(PM8901_L3, 0, 1, 0, 3300000, 3300000, LDO300HMIN),
4157 RPM_LDO(PM8901_L4, 0, 1, 0, 2600000, 2600000, LDO300HMIN),
4158 RPM_LDO(PM8901_L5, 0, 1, 0, 2850000, 2850000, LDO300HMIN),
4159 RPM_LDO(PM8901_L6, 0, 1, 0, 2200000, 2200000, LDO300HMIN),
4160
4161 /* ID a_on pd ss min_uV max_uV init_ip freq */
4162 RPM_SMPS(PM8901_S2, 0, 1, 0, 1300000, 1300000, FTS_HMIN, 1p60),
4163 RPM_SMPS(PM8901_S3, 0, 1, 0, 1100000, 1100000, FTS_HMIN, 1p60),
4164 RPM_SMPS(PM8901_S4, 0, 1, 0, 1225000, 1225000, FTS_HMIN, 1p60),
4165
4166 /* ID a_on pd ss */
4167 RPM_VS(PM8901_LVS0, 1, 1, 0),
4168 RPM_VS(PM8901_LVS1, 0, 1, 0),
4169 RPM_VS(PM8901_LVS2, 0, 1, 0),
4170 RPM_VS(PM8901_LVS3, 0, 1, 0),
4171 RPM_VS(PM8901_MVS0, 0, 1, 0),
4172
4173 /* ID a_on pin_func pin_ctrl */
4174 RPM_PC(PM8058_L8, 0, SLEEP_B, RPM_VREG_PIN_CTRL_NONE),
4175 RPM_PC(PM8058_L20, 0, SLEEP_B, RPM_VREG_PIN_CTRL_NONE),
4176 RPM_PC(PM8058_L21, 1, SLEEP_B, RPM_VREG_PIN_CTRL_NONE),
4177 RPM_PC(PM8058_S2, 0, ENABLE, RPM_VREG_PIN_CTRL_PM8058_A0),
4178 RPM_PC(PM8901_L0, 0, ENABLE, RPM_VREG_PIN_CTRL_PM8901_A0),
4179 RPM_PC(PM8901_S4, 0, ENABLE, RPM_VREG_PIN_CTRL_PM8901_A0),
4180};
4181
4182static struct rpm_regulator_platform_data rpm_regulator_early_pdata = {
4183 .init_data = rpm_regulator_early_init_data,
4184 .num_regulators = ARRAY_SIZE(rpm_regulator_early_init_data),
4185 .version = RPM_VREG_VERSION_8660,
4186 .vreg_id_vdd_mem = RPM_VREG_ID_PM8058_S0,
4187 .vreg_id_vdd_dig = RPM_VREG_ID_PM8058_S1,
4188};
4189
4190static struct rpm_regulator_platform_data rpm_regulator_pdata = {
4191 .init_data = rpm_regulator_init_data,
4192 .num_regulators = ARRAY_SIZE(rpm_regulator_init_data),
4193 .version = RPM_VREG_VERSION_8660,
4194};
4195
4196static struct platform_device rpm_regulator_early_device = {
4197 .name = "rpm-regulator",
4198 .id = 0,
4199 .dev = {
4200 .platform_data = &rpm_regulator_early_pdata,
4201 },
4202};
4203
4204static struct platform_device rpm_regulator_device = {
4205 .name = "rpm-regulator",
4206 .id = 1,
4207 .dev = {
4208 .platform_data = &rpm_regulator_pdata,
4209 },
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004210};
4211
4212static struct platform_device *early_regulators[] __initdata = {
4213 &msm_device_saw_s0,
4214 &msm_device_saw_s1,
David Collins6f032ba2011-08-31 14:08:15 -07004215 &rpm_regulator_early_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004216};
4217
4218static struct platform_device *early_devices[] __initdata = {
4219#ifdef CONFIG_MSM_BUS_SCALING
4220 &msm_bus_apps_fabric,
4221 &msm_bus_sys_fabric,
4222 &msm_bus_mm_fabric,
4223 &msm_bus_sys_fpb,
4224 &msm_bus_cpss_fpb,
4225#endif
4226 &msm_device_dmov_adm0,
4227 &msm_device_dmov_adm1,
4228};
4229
4230#if (defined(CONFIG_MARIMBA_CORE)) && \
4231 (defined(CONFIG_MSM_BT_POWER) || defined(CONFIG_MSM_BT_POWER_MODULE))
4232
4233static int bluetooth_power(int);
4234static struct platform_device msm_bt_power_device = {
4235 .name = "bt_power",
4236 .id = -1,
4237 .dev = {
4238 .platform_data = &bluetooth_power,
4239 },
4240};
4241#endif
4242
4243static struct platform_device msm_tsens_device = {
4244 .name = "tsens-tm",
4245 .id = -1,
4246};
4247
4248static struct platform_device *rumi_sim_devices[] __initdata = {
4249 &smc91x_device,
4250 &msm_device_uart_dm12,
4251#ifdef CONFIG_I2C_QUP
4252 &msm_gsbi3_qup_i2c_device,
4253 &msm_gsbi4_qup_i2c_device,
4254 &msm_gsbi7_qup_i2c_device,
4255 &msm_gsbi8_qup_i2c_device,
4256 &msm_gsbi9_qup_i2c_device,
4257 &msm_gsbi12_qup_i2c_device,
4258#endif
4259#ifdef CONFIG_I2C_SSBI
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004260 &msm_device_ssbi3,
4261#endif
4262#ifdef CONFIG_ANDROID_PMEM
Laura Abbottdf8b8a82011-11-02 23:13:45 -07004263#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004264 &android_pmem_device,
4265 &android_pmem_adsp_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004266 &android_pmem_smipool_device,
4267#endif
Laura Abbottdf8b8a82011-11-02 23:13:45 -07004268 &android_pmem_audio_device,
4269#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004270#ifdef CONFIG_MSM_ROTATOR
4271 &msm_rotator_device,
4272#endif
4273 &msm_fb_device,
4274 &msm_kgsl_3d0,
4275 &msm_kgsl_2d0,
4276 &msm_kgsl_2d1,
4277 &lcdc_samsung_panel_device,
4278#ifdef CONFIG_FB_MSM_HDMI_MSM_PANEL
4279 &hdmi_msm_device,
4280#endif /* CONFIG_FB_MSM_HDMI_MSM_PANEL */
4281#ifdef CONFIG_MSM_CAMERA
4282#ifdef CONFIG_MT9E013
4283 &msm_camera_sensor_mt9e013,
4284#endif
4285#ifdef CONFIG_IMX074
4286 &msm_camera_sensor_imx074,
4287#endif
Jilai Wang971f97f2011-07-13 14:25:25 -04004288#ifdef CONFIG_VX6953
4289 &msm_camera_sensor_vx6953,
4290#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004291#ifdef CONFIG_WEBCAM_OV7692
4292 &msm_camera_sensor_webcam_ov7692,
4293#endif
4294#ifdef CONFIG_WEBCAM_OV9726
4295 &msm_camera_sensor_webcam_ov9726,
4296#endif
4297#ifdef CONFIG_QS_S5K4E1
4298 &msm_camera_sensor_qs_s5k4e1,
4299#endif
4300#endif
4301#ifdef CONFIG_MSM_GEMINI
4302 &msm_gemini_device,
4303#endif
4304#ifdef CONFIG_MSM_VPE
4305 &msm_vpe_device,
4306#endif
4307 &msm_device_vidc,
4308};
4309
4310#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
4311enum {
4312 SX150X_CORE,
4313 SX150X_DOCKING,
4314 SX150X_SURF,
4315 SX150X_LEFT_FHA,
4316 SX150X_RIGHT_FHA,
4317 SX150X_SOUTH,
4318 SX150X_NORTH,
4319 SX150X_CORE_FLUID,
4320};
4321
4322static struct sx150x_platform_data sx150x_data[] __initdata = {
4323 [SX150X_CORE] = {
4324 .gpio_base = GPIO_CORE_EXPANDER_BASE,
4325 .oscio_is_gpo = false,
4326 .io_pullup_ena = 0x0c08,
4327 .io_pulldn_ena = 0x4060,
4328 .io_open_drain_ena = 0x000c,
4329 .io_polarity = 0,
4330 .irq_summary = -1, /* see fixup_i2c_configs() */
4331 .irq_base = GPIO_EXPANDER_IRQ_BASE,
4332 },
4333 [SX150X_DOCKING] = {
4334 .gpio_base = GPIO_DOCKING_EXPANDER_BASE,
4335 .oscio_is_gpo = false,
4336 .io_pullup_ena = 0x5e06,
4337 .io_pulldn_ena = 0x81b8,
4338 .io_open_drain_ena = 0,
4339 .io_polarity = 0,
4340 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE,
4341 UI_INT2_N),
4342 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4343 GPIO_DOCKING_EXPANDER_BASE -
4344 GPIO_EXPANDER_GPIO_BASE,
4345 },
4346 [SX150X_SURF] = {
4347 .gpio_base = GPIO_SURF_EXPANDER_BASE,
4348 .oscio_is_gpo = false,
4349 .io_pullup_ena = 0,
4350 .io_pulldn_ena = 0,
4351 .io_open_drain_ena = 0,
4352 .io_polarity = 0,
4353 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE,
4354 UI_INT1_N),
4355 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4356 GPIO_SURF_EXPANDER_BASE -
4357 GPIO_EXPANDER_GPIO_BASE,
4358 },
4359 [SX150X_LEFT_FHA] = {
4360 .gpio_base = GPIO_LEFT_KB_EXPANDER_BASE,
4361 .oscio_is_gpo = false,
4362 .io_pullup_ena = 0,
4363 .io_pulldn_ena = 0x40,
4364 .io_open_drain_ena = 0,
4365 .io_polarity = 0,
4366 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE,
4367 UI_INT3_N),
4368 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4369 GPIO_LEFT_KB_EXPANDER_BASE -
4370 GPIO_EXPANDER_GPIO_BASE,
4371 },
4372 [SX150X_RIGHT_FHA] = {
4373 .gpio_base = GPIO_RIGHT_KB_EXPANDER_BASE,
4374 .oscio_is_gpo = true,
4375 .io_pullup_ena = 0,
4376 .io_pulldn_ena = 0,
4377 .io_open_drain_ena = 0,
4378 .io_polarity = 0,
4379 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE,
4380 UI_INT3_N),
4381 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4382 GPIO_RIGHT_KB_EXPANDER_BASE -
4383 GPIO_EXPANDER_GPIO_BASE,
4384 },
4385 [SX150X_SOUTH] = {
4386 .gpio_base = GPIO_SOUTH_EXPANDER_BASE,
4387 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4388 GPIO_SOUTH_EXPANDER_BASE -
4389 GPIO_EXPANDER_GPIO_BASE,
4390 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE, UI_INT3_N),
4391 },
4392 [SX150X_NORTH] = {
4393 .gpio_base = GPIO_NORTH_EXPANDER_BASE,
4394 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4395 GPIO_NORTH_EXPANDER_BASE -
4396 GPIO_EXPANDER_GPIO_BASE,
4397 .irq_summary = PM8058_GPIO_IRQ(PM8058_IRQ_BASE, UI_INT3_N),
4398 .oscio_is_gpo = true,
4399 .io_open_drain_ena = 0x30,
4400 },
4401 [SX150X_CORE_FLUID] = {
4402 .gpio_base = GPIO_CORE_EXPANDER_BASE,
4403 .oscio_is_gpo = false,
4404 .io_pullup_ena = 0x0408,
4405 .io_pulldn_ena = 0x4060,
4406 .io_open_drain_ena = 0x0008,
4407 .io_polarity = 0,
4408 .irq_summary = -1, /* see fixup_i2c_configs() */
4409 .irq_base = GPIO_EXPANDER_IRQ_BASE,
4410 },
4411};
4412
4413#ifdef CONFIG_SENSORS_MSM_ADC
4414/* Configuration of EPM expander is done when client
4415 * request an adc read
4416 */
4417static struct sx150x_platform_data sx150x_epmdata = {
4418 .gpio_base = GPIO_EPM_EXPANDER_BASE,
4419 .irq_base = GPIO_EXPANDER_IRQ_BASE +
4420 GPIO_EPM_EXPANDER_BASE -
4421 GPIO_EXPANDER_GPIO_BASE,
4422 .irq_summary = -1,
4423};
4424#endif
4425
4426/* sx150x_low_power_cfg
4427 *
4428 * This data and init function are used to put unused gpio-expander output
4429 * lines into their low-power states at boot. The init
4430 * function must be deferred until a later init stage because the i2c
4431 * gpio expander drivers do not probe until after they are registered
4432 * (see register_i2c_devices) and the work-queues for those registrations
4433 * are processed. Because these lines are unused, there is no risk of
4434 * competing with a device driver for the gpio.
4435 *
4436 * gpio lines whose low-power states are input are naturally in their low-
4437 * power configurations once probed, see the platform data structures above.
4438 */
4439struct sx150x_low_power_cfg {
4440 unsigned gpio;
4441 unsigned val;
4442};
4443
4444static struct sx150x_low_power_cfg
4445common_sx150x_lp_cfgs[] __initdata = {
4446 {GPIO_WLAN_DEEP_SLEEP_N, 0},
4447 {GPIO_EXT_GPS_LNA_EN, 0},
4448 {GPIO_MSM_WAKES_BT, 0},
4449 {GPIO_USB_UICC_EN, 0},
4450 {GPIO_BATT_GAUGE_EN, 0},
4451};
4452
4453static struct sx150x_low_power_cfg
4454surf_ffa_sx150x_lp_cfgs[] __initdata = {
4455 {GPIO_MIPI_DSI_RST_N, 0},
4456 {GPIO_DONGLE_PWR_EN, 0},
4457 {GPIO_CAP_TS_SLEEP, 1},
4458 {GPIO_WEB_CAMIF_RESET_N, 0},
4459};
4460
4461static void __init
4462cfg_gpio_low_power(struct sx150x_low_power_cfg *cfgs, unsigned nelems)
4463{
4464 unsigned n;
4465 int rc;
4466
4467 for (n = 0; n < nelems; ++n) {
4468 rc = gpio_request(cfgs[n].gpio, NULL);
4469 if (!rc) {
4470 rc = gpio_direction_output(cfgs[n].gpio, cfgs[n].val);
4471 gpio_free(cfgs[n].gpio);
4472 }
4473
4474 if (rc) {
4475 printk(KERN_NOTICE "%s: failed to sleep gpio %d: %d\n",
4476 __func__, cfgs[n].gpio, rc);
4477 }
Steve Muckle9161d302010-02-11 11:50:40 -08004478 }
Steve Mucklea55df6e2010-01-07 12:43:24 -08004479}
4480
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004481static int __init cfg_sx150xs_low_power(void)
Steve Mucklea55df6e2010-01-07 12:43:24 -08004482{
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004483 cfg_gpio_low_power(common_sx150x_lp_cfgs,
4484 ARRAY_SIZE(common_sx150x_lp_cfgs));
4485 if (!machine_is_msm8x60_fluid())
4486 cfg_gpio_low_power(surf_ffa_sx150x_lp_cfgs,
4487 ARRAY_SIZE(surf_ffa_sx150x_lp_cfgs));
4488 return 0;
4489}
4490module_init(cfg_sx150xs_low_power);
4491
4492#ifdef CONFIG_I2C
4493static struct i2c_board_info core_expander_i2c_info[] __initdata = {
4494 {
4495 I2C_BOARD_INFO("sx1509q", 0x3e),
4496 .platform_data = &sx150x_data[SX150X_CORE]
4497 },
4498};
4499
4500static struct i2c_board_info docking_expander_i2c_info[] __initdata = {
4501 {
4502 I2C_BOARD_INFO("sx1509q", 0x3f),
4503 .platform_data = &sx150x_data[SX150X_DOCKING]
4504 },
4505};
4506
4507static struct i2c_board_info surf_expanders_i2c_info[] __initdata = {
4508 {
4509 I2C_BOARD_INFO("sx1509q", 0x70),
4510 .platform_data = &sx150x_data[SX150X_SURF]
4511 }
4512};
4513
4514static struct i2c_board_info fha_expanders_i2c_info[] __initdata = {
4515 {
4516 I2C_BOARD_INFO("sx1508q", 0x21),
4517 .platform_data = &sx150x_data[SX150X_LEFT_FHA]
4518 },
4519 {
4520 I2C_BOARD_INFO("sx1508q", 0x22),
4521 .platform_data = &sx150x_data[SX150X_RIGHT_FHA]
4522 }
4523};
4524
4525static struct i2c_board_info fluid_expanders_i2c_info[] __initdata = {
4526 {
4527 I2C_BOARD_INFO("sx1508q", 0x23),
4528 .platform_data = &sx150x_data[SX150X_SOUTH]
4529 },
4530 {
4531 I2C_BOARD_INFO("sx1508q", 0x20),
4532 .platform_data = &sx150x_data[SX150X_NORTH]
4533 }
4534};
4535
4536static struct i2c_board_info fluid_core_expander_i2c_info[] __initdata = {
4537 {
4538 I2C_BOARD_INFO("sx1509q", 0x3e),
4539 .platform_data = &sx150x_data[SX150X_CORE_FLUID]
4540 },
4541};
4542
4543#ifdef CONFIG_SENSORS_MSM_ADC
4544static struct i2c_board_info fluid_expanders_i2c_epm_info[] = {
4545 {
4546 I2C_BOARD_INFO("sx1509q", 0x3e),
4547 .platform_data = &sx150x_epmdata
4548 },
4549};
4550#endif
4551#endif
4552#endif
4553
4554#ifdef CONFIG_SENSORS_MSM_ADC
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004555
4556static struct adc_access_fn xoadc_fn = {
4557 pm8058_xoadc_select_chan_and_start_conv,
4558 pm8058_xoadc_read_adc_code,
4559 pm8058_xoadc_get_properties,
4560 pm8058_xoadc_slot_request,
4561 pm8058_xoadc_restore_slot,
4562 pm8058_xoadc_calibrate,
4563};
4564
4565#if defined(CONFIG_I2C) && \
4566 (defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE))
4567static struct regulator *vreg_adc_epm1;
4568
4569static struct i2c_client *epm_expander_i2c_register_board(void)
4570
4571{
4572 struct i2c_adapter *i2c_adap;
4573 struct i2c_client *client = NULL;
4574 i2c_adap = i2c_get_adapter(0x0);
4575
4576 if (i2c_adap == NULL)
4577 printk(KERN_ERR "\nepm_expander_i2c_adapter is NULL\n");
4578
4579 if (i2c_adap != NULL)
4580 client = i2c_new_device(i2c_adap,
4581 &fluid_expanders_i2c_epm_info[0]);
4582 return client;
4583
4584}
4585
4586static unsigned int msm_adc_gpio_configure_expander_enable(void)
4587{
4588 int rc = 0;
4589 static struct i2c_client *epm_i2c_client;
4590
4591 printk(KERN_DEBUG "Enter msm_adc_gpio_configure_expander_enable\n");
4592
4593 vreg_adc_epm1 = regulator_get(NULL, "8058_s3");
4594
4595 if (IS_ERR(vreg_adc_epm1)) {
4596 printk(KERN_ERR "%s: Unable to get 8058_s3\n", __func__);
4597 return 0;
4598 }
4599
4600 rc = regulator_set_voltage(vreg_adc_epm1, 1800000, 1800000);
4601 if (rc)
4602 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: "
4603 "regulator set voltage failed\n");
4604
4605 rc = regulator_enable(vreg_adc_epm1);
4606 if (rc) {
4607 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: "
4608 "Error while enabling regulator for epm s3 %d\n", rc);
4609 return rc;
4610 }
4611
4612 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: Start"
4613 " setting the value of the EPM 3.3, 5v and lvlsft\n");
4614
4615 msleep(1000);
4616
4617 rc = gpio_request(GPIO_EPM_5V_BOOST_EN, "boost_epm_5v");
4618 if (!rc) {
4619 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: "
4620 "Configure 5v boost\n");
4621 gpio_direction_output(GPIO_EPM_5V_BOOST_EN, 1);
4622 } else {
4623 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: "
4624 "Error for epm 5v boost en\n");
4625 goto exit_vreg_epm;
4626 }
4627
4628 msleep(500);
4629
4630 rc = gpio_request(GPIO_EPM_3_3V_EN, "epm_3_3v");
4631 if (!rc) {
4632 gpio_direction_output(GPIO_EPM_3_3V_EN, 1);
4633 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: "
4634 "Configure epm 3.3v\n");
4635 } else {
4636 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: "
4637 "Error for gpio 3.3ven\n");
4638 goto exit_vreg_epm;
4639 }
4640 msleep(500);
4641
4642 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: "
4643 "Trying to request EPM LVLSFT_EN\n");
4644 rc = gpio_request(GPIO_EPM_LVLSFT_EN, "lvsft_en");
4645 if (!rc) {
4646 gpio_direction_output(GPIO_EPM_LVLSFT_EN, 1);
4647 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: "
4648 "Configure the lvlsft\n");
4649 } else {
4650 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: "
4651 "Error for epm lvlsft_en\n");
4652 goto exit_vreg_epm;
4653 }
4654
4655 msleep(500);
4656
4657 if (!epm_i2c_client)
4658 epm_i2c_client = epm_expander_i2c_register_board();
4659
4660 rc = gpio_request(GPIO_PWR_MON_ENABLE, "pwr_mon_enable");
4661 if (!rc)
4662 rc = gpio_direction_output(GPIO_PWR_MON_ENABLE, 1);
4663 if (rc) {
4664 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4665 ": GPIO PWR MON Enable issue\n");
4666 goto exit_vreg_epm;
4667 }
4668
4669 msleep(1000);
4670
4671 rc = gpio_request(GPIO_ADC1_PWDN_N, "adc1_pwdn");
4672 if (!rc) {
4673 rc = gpio_direction_output(GPIO_ADC1_PWDN_N, 1);
4674 if (rc) {
4675 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4676 ": ADC1_PWDN error direction out\n");
4677 goto exit_vreg_epm;
4678 }
4679 }
4680
4681 msleep(100);
4682
4683 rc = gpio_request(GPIO_ADC2_PWDN_N, "adc2_pwdn");
4684 if (!rc) {
4685 rc = gpio_direction_output(GPIO_ADC2_PWDN_N, 1);
4686 if (rc) {
4687 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4688 ": ADC2_PWD error direction out\n");
4689 goto exit_vreg_epm;
4690 }
4691 }
4692
4693 msleep(1000);
4694
4695 rc = gpio_request(GPIO_PWR_MON_START, "pwr_mon_start");
4696 if (!rc) {
4697 rc = gpio_direction_output(GPIO_PWR_MON_START, 0);
4698 if (rc) {
4699 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4700 "Gpio request problem %d\n", rc);
4701 goto exit_vreg_epm;
4702 }
4703 }
4704
4705 rc = gpio_request(GPIO_EPM_SPI_ADC1_CS_N, "spi_adc1_cs");
4706 if (!rc) {
4707 rc = gpio_direction_output(GPIO_EPM_SPI_ADC1_CS_N, 0);
4708 if (rc) {
4709 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4710 ": EPM_SPI_ADC1_CS_N error\n");
4711 goto exit_vreg_epm;
4712 }
4713 }
4714
4715 rc = gpio_request(GPIO_EPM_SPI_ADC2_CS_N, "spi_adc2_cs");
4716 if (!rc) {
4717 rc = gpio_direction_output(GPIO_EPM_SPI_ADC2_CS_N, 0);
4718 if (rc) {
4719 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4720 ": EPM_SPI_ADC2_Cs_N error\n");
4721 goto exit_vreg_epm;
4722 }
4723 }
4724
4725 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_enable: Set "
4726 "the power monitor reset for epm\n");
4727
4728 rc = gpio_request(GPIO_PWR_MON_RESET_N, "pwr_mon_reset_n");
4729 if (!rc) {
4730 gpio_direction_output(GPIO_PWR_MON_RESET_N, 0);
4731 if (rc) {
4732 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable"
4733 ": Error in the power mon reset\n");
4734 goto exit_vreg_epm;
4735 }
4736 }
4737
4738 msleep(1000);
4739
4740 gpio_set_value_cansleep(GPIO_PWR_MON_RESET_N, 1);
4741
4742 msleep(500);
4743
4744 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC1_CS_N, 1);
4745
4746 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC2_CS_N, 1);
4747
4748 return rc;
4749
4750exit_vreg_epm:
4751 regulator_disable(vreg_adc_epm1);
4752
4753 printk(KERN_ERR "msm_adc_gpio_configure_expander_enable: Exit."
4754 " rc = %d.\n", rc);
4755 return rc;
4756};
4757
4758static unsigned int msm_adc_gpio_configure_expander_disable(void)
4759{
4760 int rc = 0;
4761
4762 gpio_set_value_cansleep(GPIO_PWR_MON_RESET_N, 0);
4763 gpio_free(GPIO_PWR_MON_RESET_N);
4764
4765 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC1_CS_N, 0);
4766 gpio_free(GPIO_EPM_SPI_ADC1_CS_N);
4767
4768 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC2_CS_N, 0);
4769 gpio_free(GPIO_EPM_SPI_ADC2_CS_N);
4770
4771 gpio_set_value_cansleep(GPIO_PWR_MON_START, 0);
4772 gpio_free(GPIO_PWR_MON_START);
4773
4774 gpio_direction_output(GPIO_ADC1_PWDN_N, 0);
4775 gpio_free(GPIO_ADC1_PWDN_N);
4776
4777 gpio_direction_output(GPIO_ADC2_PWDN_N, 0);
4778 gpio_free(GPIO_ADC2_PWDN_N);
4779
4780 gpio_set_value_cansleep(GPIO_PWR_MON_ENABLE, 0);
4781 gpio_free(GPIO_PWR_MON_ENABLE);
4782
4783 gpio_set_value_cansleep(GPIO_EPM_LVLSFT_EN, 0);
4784 gpio_free(GPIO_EPM_LVLSFT_EN);
4785
4786 gpio_set_value_cansleep(GPIO_EPM_5V_BOOST_EN, 0);
4787 gpio_free(GPIO_EPM_5V_BOOST_EN);
4788
4789 gpio_set_value_cansleep(GPIO_EPM_3_3V_EN, 0);
4790 gpio_free(GPIO_EPM_3_3V_EN);
4791
4792 rc = regulator_disable(vreg_adc_epm1);
4793 if (rc)
4794 printk(KERN_DEBUG "msm_adc_gpio_configure_expander_disable: "
4795 "Error while enabling regulator for epm s3 %d\n", rc);
4796 regulator_put(vreg_adc_epm1);
4797
4798 printk(KERN_DEBUG "Exi msm_adc_gpio_configure_expander_disable\n");
4799 return rc;
4800};
4801
4802unsigned int msm_adc_gpio_expander_enable(int cs_enable)
4803{
4804 int rc = 0;
4805
4806 printk(KERN_DEBUG "msm_adc_gpio_expander_enable: cs_enable = %d",
4807 cs_enable);
4808
4809 if (cs_enable < 16) {
4810 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC1_CS_N, 0);
4811 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC2_CS_N, 1);
4812 } else {
4813 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC2_CS_N, 0);
4814 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC1_CS_N, 1);
4815 }
4816 return rc;
4817};
4818
4819unsigned int msm_adc_gpio_expander_disable(int cs_disable)
4820{
4821 int rc = 0;
4822
4823 printk(KERN_DEBUG "Enter msm_adc_gpio_expander_disable.\n");
4824
4825 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC1_CS_N, 1);
4826
4827 gpio_set_value_cansleep(GPIO_EPM_SPI_ADC2_CS_N, 1);
4828
4829 return rc;
4830};
4831#endif
4832
4833static struct msm_adc_channels msm_adc_channels_data[] = {
4834 {"vbatt", CHANNEL_ADC_VBATT, 0, &xoadc_fn, CHAN_PATH_TYPE2,
4835 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE3, scale_default},
4836 {"vcoin", CHANNEL_ADC_VCOIN, 0, &xoadc_fn, CHAN_PATH_TYPE1,
4837 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_default},
4838 {"vcharger_channel", CHANNEL_ADC_VCHG, 0, &xoadc_fn, CHAN_PATH_TYPE3,
4839 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE4, scale_default},
4840 {"charger_current_monitor", CHANNEL_ADC_CHG_MONITOR, 0, &xoadc_fn,
4841 CHAN_PATH_TYPE4,
4842 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE1, scale_default},
4843 {"vph_pwr", CHANNEL_ADC_VPH_PWR, 0, &xoadc_fn, CHAN_PATH_TYPE5,
4844 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE3, scale_default},
4845 {"usb_vbus", CHANNEL_ADC_USB_VBUS, 0, &xoadc_fn, CHAN_PATH_TYPE11,
4846 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE3, scale_default},
4847 {"pmic_therm", CHANNEL_ADC_DIE_TEMP, 0, &xoadc_fn, CHAN_PATH_TYPE12,
4848 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE1, scale_pmic_therm},
4849 {"pmic_therm_4K", CHANNEL_ADC_DIE_TEMP_4K, 0, &xoadc_fn,
4850 CHAN_PATH_TYPE12,
4851 ADC_CONFIG_TYPE1, ADC_CALIB_CONFIG_TYPE7, scale_pmic_therm},
4852 {"xo_therm", CHANNEL_ADC_XOTHERM, 0, &xoadc_fn, CHAN_PATH_TYPE_NONE,
4853 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE5, tdkntcgtherm},
4854 {"xo_therm_4K", CHANNEL_ADC_XOTHERM_4K, 0, &xoadc_fn,
4855 CHAN_PATH_TYPE_NONE,
4856 ADC_CONFIG_TYPE1, ADC_CALIB_CONFIG_TYPE6, tdkntcgtherm},
4857 {"hdset_detect", CHANNEL_ADC_HDSET, 0, &xoadc_fn, CHAN_PATH_TYPE6,
4858 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE1, scale_default},
4859 {"chg_batt_amon", CHANNEL_ADC_BATT_AMON, 0, &xoadc_fn, CHAN_PATH_TYPE10,
4860 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE1,
4861 scale_xtern_chgr_cur},
4862 {"msm_therm", CHANNEL_ADC_MSM_THERM, 0, &xoadc_fn, CHAN_PATH_TYPE8,
4863 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_msm_therm},
4864 {"batt_therm", CHANNEL_ADC_BATT_THERM, 0, &xoadc_fn, CHAN_PATH_TYPE7,
4865 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_batt_therm},
4866 {"batt_id", CHANNEL_ADC_BATT_ID, 0, &xoadc_fn, CHAN_PATH_TYPE9,
4867 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_default},
4868 {"ref_625mv", CHANNEL_ADC_625_REF, 0, &xoadc_fn, CHAN_PATH_TYPE15,
4869 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_default},
4870 {"ref_1250mv", CHANNEL_ADC_1250_REF, 0, &xoadc_fn, CHAN_PATH_TYPE13,
4871 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_default},
4872 {"ref_325mv", CHANNEL_ADC_325_REF, 0, &xoadc_fn, CHAN_PATH_TYPE14,
4873 ADC_CONFIG_TYPE2, ADC_CALIB_CONFIG_TYPE2, scale_default},
4874};
4875
4876static char *msm_adc_fluid_device_names[] = {
4877 "ADS_ADC1",
4878 "ADS_ADC2",
4879};
4880
4881static struct msm_adc_platform_data msm_adc_pdata = {
4882 .channel = msm_adc_channels_data,
4883 .num_chan_supported = ARRAY_SIZE(msm_adc_channels_data),
4884#if defined(CONFIG_I2C) && \
4885 (defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE))
4886 .adc_gpio_enable = msm_adc_gpio_expander_enable,
4887 .adc_gpio_disable = msm_adc_gpio_expander_disable,
4888 .adc_fluid_enable = msm_adc_gpio_configure_expander_enable,
4889 .adc_fluid_disable = msm_adc_gpio_configure_expander_disable,
4890#endif
4891};
4892
4893static struct platform_device msm_adc_device = {
4894 .name = "msm_adc",
4895 .id = -1,
4896 .dev = {
4897 .platform_data = &msm_adc_pdata,
4898 },
4899};
4900
4901static void pmic8058_xoadc_mpp_config(void)
4902{
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304903 int rc, i;
4904 struct pm8xxx_mpp_init_info xoadc_mpps[] = {
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304905 PM8058_MPP_INIT(XOADC_MPP_3, A_INPUT, PM8XXX_MPP_AIN_AMUX_CH5,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304906 AOUT_CTRL_DISABLE),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304907 PM8058_MPP_INIT(XOADC_MPP_5, A_INPUT, PM8XXX_MPP_AIN_AMUX_CH9,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304908 AOUT_CTRL_DISABLE),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304909 PM8058_MPP_INIT(XOADC_MPP_7, A_INPUT, PM8XXX_MPP_AIN_AMUX_CH6,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304910 AOUT_CTRL_DISABLE),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304911 PM8058_MPP_INIT(XOADC_MPP_8, A_INPUT, PM8XXX_MPP_AIN_AMUX_CH8,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304912 AOUT_CTRL_DISABLE),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304913 PM8058_MPP_INIT(XOADC_MPP_10, A_INPUT, PM8XXX_MPP_AIN_AMUX_CH7,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304914 AOUT_CTRL_DISABLE),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05304915 PM8901_MPP_INIT(XOADC_MPP_4, D_OUTPUT, PM8901_MPP_DIG_LEVEL_S4,
4916 DOUT_CTRL_LOW),
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304917 };
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004918
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304919 for (i = 0; i < ARRAY_SIZE(xoadc_mpps); i++) {
4920 rc = pm8xxx_mpp_config(xoadc_mpps[i].mpp,
4921 &xoadc_mpps[i].config);
4922 if (rc) {
4923 pr_err("%s: Config MPP %d of PM8058 failed\n",
4924 __func__, xoadc_mpps[i].mpp);
4925 }
4926 }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004927}
4928
4929static struct regulator *vreg_ldo18_adc;
4930
4931static int pmic8058_xoadc_vreg_config(int on)
4932{
4933 int rc;
4934
4935 if (on) {
4936 rc = regulator_enable(vreg_ldo18_adc);
4937 if (rc)
4938 pr_err("%s: Enable of regulator ldo18_adc "
4939 "failed\n", __func__);
4940 } else {
4941 rc = regulator_disable(vreg_ldo18_adc);
4942 if (rc)
4943 pr_err("%s: Disable of regulator ldo18_adc "
4944 "failed\n", __func__);
4945 }
4946
4947 return rc;
4948}
4949
4950static int pmic8058_xoadc_vreg_setup(void)
4951{
4952 int rc;
4953
4954 vreg_ldo18_adc = regulator_get(NULL, "8058_l18");
4955 if (IS_ERR(vreg_ldo18_adc)) {
4956 printk(KERN_ERR "%s: vreg get failed (%ld)\n",
4957 __func__, PTR_ERR(vreg_ldo18_adc));
4958 rc = PTR_ERR(vreg_ldo18_adc);
4959 goto fail;
4960 }
4961
4962 rc = regulator_set_voltage(vreg_ldo18_adc, 2200000, 2200000);
4963 if (rc) {
4964 pr_err("%s: unable to set ldo18 voltage to 2.2V\n", __func__);
4965 goto fail;
4966 }
4967
4968 return rc;
4969fail:
4970 regulator_put(vreg_ldo18_adc);
4971 return rc;
4972}
4973
4974static void pmic8058_xoadc_vreg_shutdown(void)
4975{
4976 regulator_put(vreg_ldo18_adc);
4977}
4978
4979/* usec. For this ADC,
4980 * this time represents clk rate @ txco w/ 1024 decimation ratio.
4981 * Each channel has different configuration, thus at the time of starting
4982 * the conversion, xoadc will return actual conversion time
4983 * */
4984static struct adc_properties pm8058_xoadc_data = {
4985 .adc_reference = 2200, /* milli-voltage for this adc */
4986 .bitresolution = 15,
4987 .bipolar = 0,
4988 .conversiontime = 54,
4989};
4990
Anirudh Ghayalc2019332011-11-12 06:29:10 +05304991static struct xoadc_platform_data pm8058_xoadc_pdata = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004992 .xoadc_prop = &pm8058_xoadc_data,
4993 .xoadc_mpp_config = pmic8058_xoadc_mpp_config,
4994 .xoadc_vreg_set = pmic8058_xoadc_vreg_config,
4995 .xoadc_num = XOADC_PMIC_0,
4996 .xoadc_vreg_setup = pmic8058_xoadc_vreg_setup,
4997 .xoadc_vreg_shutdown = pmic8058_xoadc_vreg_shutdown,
4998};
4999#endif
5000
5001#ifdef CONFIG_MSM_SDIO_AL
5002
5003static unsigned mdm2ap_status = 140;
5004
5005static int configure_mdm2ap_status(int on)
5006{
5007 int ret = 0;
5008 if (on)
5009 ret = msm_gpiomux_get(mdm2ap_status);
5010 else
5011 ret = msm_gpiomux_put(mdm2ap_status);
5012
5013 if (ret)
5014 pr_err("%s: mdm2ap_status config failed, on = %d\n", __func__,
5015 on);
5016
5017 return ret;
5018}
5019
5020
5021static int get_mdm2ap_status(void)
5022{
5023 return gpio_get_value(mdm2ap_status);
5024}
5025
5026static struct sdio_al_platform_data sdio_al_pdata = {
5027 .config_mdm2ap_status = configure_mdm2ap_status,
5028 .get_mdm2ap_status = get_mdm2ap_status,
5029 .allow_sdioc_version_major_2 = 0,
Konstantin Dorfmanee2e3082011-08-16 15:12:01 +03005030 .peer_sdioc_version_minor = 0x0202,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005031 .peer_sdioc_version_major = 0x0004,
5032 .peer_sdioc_boot_version_minor = 0x0001,
5033 .peer_sdioc_boot_version_major = 0x0003
5034};
5035
5036struct platform_device msm_device_sdio_al = {
5037 .name = "msm_sdio_al",
5038 .id = -1,
5039 .dev = {
Maya Erez6862b142011-08-22 09:07:07 +03005040 .parent = &msm_charm_modem.dev,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005041 .platform_data = &sdio_al_pdata,
5042 },
5043};
5044
5045#endif /* CONFIG_MSM_SDIO_AL */
5046
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05305047#define GPIO_VREG_ID_EXT_5V 0
5048
5049static struct regulator_consumer_supply vreg_consumers_EXT_5V[] = {
5050 REGULATOR_SUPPLY("ext_5v", NULL),
5051 REGULATOR_SUPPLY("8901_mpp0", NULL),
5052};
5053
5054#define GPIO_VREG_INIT(_id, _reg_name, _gpio_label, _gpio, _active_low) \
5055 [GPIO_VREG_ID_##_id] = { \
5056 .init_data = { \
5057 .constraints = { \
5058 .valid_ops_mask = REGULATOR_CHANGE_STATUS, \
5059 }, \
5060 .num_consumer_supplies = \
5061 ARRAY_SIZE(vreg_consumers_##_id), \
5062 .consumer_supplies = vreg_consumers_##_id, \
5063 }, \
5064 .regulator_name = _reg_name, \
5065 .active_low = _active_low, \
5066 .gpio_label = _gpio_label, \
5067 .gpio = _gpio, \
5068 }
5069
5070/* GPIO regulator constraints */
5071static struct gpio_regulator_platform_data msm_gpio_regulator_pdata[] = {
5072 GPIO_VREG_INIT(EXT_5V, "ext_5v", "ext_5v_en",
5073 PM8901_MPP_PM_TO_SYS(0), 0),
5074};
5075
5076/* GPIO regulator */
5077static struct platform_device msm8x60_8901_mpp_vreg __devinitdata = {
5078 .name = GPIO_REGULATOR_DEV_NAME,
5079 .id = PM8901_MPP_PM_TO_SYS(0),
5080 .dev = {
5081 .platform_data =
5082 &msm_gpio_regulator_pdata[GPIO_VREG_ID_EXT_5V],
5083 },
5084};
5085
5086static void __init pm8901_vreg_mpp0_init(void)
5087{
5088 int rc;
5089
5090 struct pm8xxx_mpp_init_info pm8901_vreg_mpp0 = {
5091 .mpp = PM8901_MPP_PM_TO_SYS(0),
5092 .config = {
5093 .type = PM8XXX_MPP_TYPE_D_OUTPUT,
5094 .level = PM8901_MPP_DIG_LEVEL_VPH,
5095 },
5096 };
5097
5098 /*
5099 * Set PMIC 8901 MPP0 active_high to 0 for surf and charm_surf. This
5100 * implies that the regulator connected to MPP0 is enabled when
5101 * MPP0 is low.
5102 */
5103 if (machine_is_msm8x60_surf() || machine_is_msm8x60_fusion()) {
5104 msm_gpio_regulator_pdata[GPIO_VREG_ID_EXT_5V].active_low = 1;
5105 pm8901_vreg_mpp0.config.control = PM8XXX_MPP_DOUT_CTRL_HIGH;
5106 } else {
5107 msm_gpio_regulator_pdata[GPIO_VREG_ID_EXT_5V].active_low = 0;
5108 pm8901_vreg_mpp0.config.control = PM8XXX_MPP_DOUT_CTRL_LOW;
5109 }
5110
5111 rc = pm8xxx_mpp_config(pm8901_vreg_mpp0.mpp, &pm8901_vreg_mpp0.config);
5112 if (rc)
5113 pr_err("%s: pm8xxx_mpp_config: rc=%d\n", __func__, rc);
5114}
5115
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005116static struct platform_device *charm_devices[] __initdata = {
5117 &msm_charm_modem,
5118#ifdef CONFIG_MSM_SDIO_AL
5119 &msm_device_sdio_al,
5120#endif
5121};
5122
Lei Zhou338cab82011-08-19 13:38:17 -04005123#ifdef CONFIG_SND_SOC_MSM8660_APQ
5124static struct platform_device *dragon_alsa_devices[] __initdata = {
5125 &msm_pcm,
5126 &msm_pcm_routing,
5127 &msm_cpudai0,
5128 &msm_cpudai1,
5129 &msm_cpudai_hdmi_rx,
5130 &msm_cpudai_bt_rx,
5131 &msm_cpudai_bt_tx,
5132 &msm_cpudai_fm_rx,
5133 &msm_cpudai_fm_tx,
5134 &msm_cpu_fe,
5135 &msm_stub_codec,
5136 &msm_lpa_pcm,
5137};
5138#endif
5139
5140static struct platform_device *asoc_devices[] __initdata = {
5141 &asoc_msm_pcm,
5142 &asoc_msm_dai0,
5143 &asoc_msm_dai1,
5144};
5145
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005146static struct platform_device *surf_devices[] __initdata = {
5147 &msm_device_smd,
5148 &msm_device_uart_dm12,
Stephen Boyd3acc9e42011-09-28 16:46:40 -07005149 &msm_pil_q6v3,
Stephen Boyd4eb885b2011-09-29 01:16:03 -07005150 &msm_pil_modem,
Stephen Boydd89eebe2011-09-28 23:28:11 -07005151 &msm_pil_tzapps,
Stephen Boyd25c4a0b2011-09-20 00:12:36 -07005152 &msm_pil_dsps,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005153#ifdef CONFIG_I2C_QUP
5154 &msm_gsbi3_qup_i2c_device,
5155 &msm_gsbi4_qup_i2c_device,
5156 &msm_gsbi7_qup_i2c_device,
5157 &msm_gsbi8_qup_i2c_device,
5158 &msm_gsbi9_qup_i2c_device,
5159 &msm_gsbi12_qup_i2c_device,
5160#endif
5161#ifdef CONFIG_SERIAL_MSM_HS
5162 &msm_device_uart_dm1,
5163#endif
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +05305164#ifdef CONFIG_MSM_SSBI
5165 &msm_device_ssbi_pmic1,
Anirudh Ghayalc49157f2011-11-09 14:49:59 +05305166 &msm_device_ssbi_pmic2,
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +05305167#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005168#ifdef CONFIG_I2C_SSBI
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005169 &msm_device_ssbi3,
5170#endif
5171#if defined(CONFIG_USB_PEHCI_HCD) || defined(CONFIG_USB_PEHCI_HCD_MODULE)
5172 &isp1763_device,
5173#endif
5174
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005175#if defined (CONFIG_MSM_8x60_VOIP)
5176 &asoc_msm_mvs,
5177 &asoc_mvs_dai0,
5178 &asoc_mvs_dai1,
5179#endif
Lei Zhou338cab82011-08-19 13:38:17 -04005180
Lena Salman57d167e2012-03-21 19:46:38 +02005181#if defined(CONFIG_USB_MSM_72K) || defined(CONFIG_USB_EHCI_HCD)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005182 &msm_device_otg,
5183#endif
Lena Salman57d167e2012-03-21 19:46:38 +02005184#ifdef CONFIG_USB_MSM_72K
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005185 &msm_device_gadget_peripheral,
5186#endif
5187#ifdef CONFIG_USB_G_ANDROID
5188 &android_usb_device,
5189#endif
5190#ifdef CONFIG_BATTERY_MSM
5191 &msm_batt_device,
5192#endif
5193#ifdef CONFIG_ANDROID_PMEM
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005194#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005195 &android_pmem_device,
5196 &android_pmem_adsp_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005197 &android_pmem_smipool_device,
5198#endif
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005199 &android_pmem_audio_device,
5200#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005201#ifdef CONFIG_MSM_ROTATOR
5202 &msm_rotator_device,
5203#endif
5204 &msm_fb_device,
5205 &msm_kgsl_3d0,
5206 &msm_kgsl_2d0,
5207 &msm_kgsl_2d1,
5208 &lcdc_samsung_panel_device,
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005209#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
5210 &lcdc_nt35582_panel_device,
5211#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005212#ifdef CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT
5213 &lcdc_samsung_oled_panel_device,
5214#endif
5215#ifdef CONFIG_FB_MSM_LCDC_AUO_WVGA
5216 &lcdc_auo_wvga_panel_device,
5217#endif
5218#ifdef CONFIG_FB_MSM_HDMI_MSM_PANEL
5219 &hdmi_msm_device,
5220#endif /* CONFIG_FB_MSM_HDMI_MSM_PANEL */
5221#ifdef CONFIG_FB_MSM_MIPI_DSI
5222 &mipi_dsi_toshiba_panel_device,
5223 &mipi_dsi_novatek_panel_device,
5224#endif
5225#ifdef CONFIG_MSM_CAMERA
5226#ifdef CONFIG_MT9E013
5227 &msm_camera_sensor_mt9e013,
5228#endif
5229#ifdef CONFIG_IMX074
5230 &msm_camera_sensor_imx074,
5231#endif
5232#ifdef CONFIG_WEBCAM_OV7692
5233 &msm_camera_sensor_webcam_ov7692,
5234#endif
5235#ifdef CONFIG_WEBCAM_OV9726
5236 &msm_camera_sensor_webcam_ov9726,
5237#endif
5238#ifdef CONFIG_QS_S5K4E1
5239 &msm_camera_sensor_qs_s5k4e1,
5240#endif
Jilai Wang971f97f2011-07-13 14:25:25 -04005241#ifdef CONFIG_VX6953
5242 &msm_camera_sensor_vx6953,
5243#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005244#endif
5245#ifdef CONFIG_MSM_GEMINI
5246 &msm_gemini_device,
5247#endif
5248#ifdef CONFIG_MSM_VPE
5249 &msm_vpe_device,
5250#endif
5251
5252#if defined(CONFIG_MSM_RPM_LOG) || defined(CONFIG_MSM_RPM_LOG_MODULE)
Praveen Chidambaram78499012011-11-01 17:15:17 -06005253 &msm8660_rpm_log_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005254#endif
5255#if defined(CONFIG_MSM_RPM_STATS_LOG)
Praveen Chidambaram78499012011-11-01 17:15:17 -06005256 &msm8660_rpm_stat_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005257#endif
5258 &msm_device_vidc,
5259#if (defined(CONFIG_MARIMBA_CORE)) && \
5260 (defined(CONFIG_MSM_BT_POWER) || defined(CONFIG_MSM_BT_POWER_MODULE))
5261 &msm_bt_power_device,
5262#endif
5263#ifdef CONFIG_SENSORS_MSM_ADC
5264 &msm_adc_device,
5265#endif
David Collins6f032ba2011-08-31 14:08:15 -07005266 &rpm_regulator_device,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005267
5268#if defined(CONFIG_CRYPTO_DEV_QCRYPTO) || \
5269 defined(CONFIG_CRYPTO_DEV_QCRYPTO_MODULE)
5270 &qcrypto_device,
5271#endif
5272
5273#if defined(CONFIG_CRYPTO_DEV_QCEDEV) || \
5274 defined(CONFIG_CRYPTO_DEV_QCEDEV_MODULE)
5275 &qcedev_device,
5276#endif
5277
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005278
5279#if defined(CONFIG_TSIF) || defined(CONFIG_TSIF_MODULE)
5280#ifdef CONFIG_MSM_USE_TSIF1
5281 &msm_device_tsif[1],
5282#else
5283 &msm_device_tsif[0],
5284#endif /* CONFIG_MSM_USE_TSIF1 */
5285#endif /* CONFIG_TSIF */
5286
5287#ifdef CONFIG_HW_RANDOM_MSM
5288 &msm_device_rng,
5289#endif
5290
5291 &msm_tsens_device,
Praveen Chidambaram78499012011-11-01 17:15:17 -06005292 &msm8660_rpm_device,
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005293#ifdef CONFIG_ION_MSM
5294 &ion_dev,
5295#endif
Jeff Ohlstein7e668552011-10-06 16:17:25 -07005296 &msm8660_device_watchdog,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005297};
5298
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005299#ifdef CONFIG_ION_MSM
Olav Haugan0703dbf2011-12-19 17:53:38 -08005300#ifdef CONFIG_MSM_MULTIMEDIA_USE_ION
5301static struct ion_cp_heap_pdata cp_mm_ion_pdata = {
5302 .permission_type = IPT_TYPE_MM_CARVEOUT,
Olav Haugan42ebe712012-01-10 16:30:58 -08005303 .align = PAGE_SIZE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005304 .request_region = request_smi_region,
5305 .release_region = release_smi_region,
5306 .setup_region = setup_smi_region,
5307};
5308
5309static struct ion_cp_heap_pdata cp_mfc_ion_pdata = {
5310 .permission_type = IPT_TYPE_MFC_SHAREDMEM,
Olav Haugan42ebe712012-01-10 16:30:58 -08005311 .align = PAGE_SIZE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005312 .request_region = request_smi_region,
5313 .release_region = release_smi_region,
5314 .setup_region = setup_smi_region,
5315};
5316
5317static struct ion_cp_heap_pdata cp_wb_ion_pdata = {
5318 .permission_type = IPT_TYPE_MDP_WRITEBACK,
Olav Haugan42ebe712012-01-10 16:30:58 -08005319 .align = PAGE_SIZE,
5320};
5321
5322static struct ion_co_heap_pdata fw_co_ion_pdata = {
5323 .adjacent_mem_id = ION_CP_MM_HEAP_ID,
5324 .align = SZ_128K,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005325};
5326
5327static struct ion_co_heap_pdata co_ion_pdata = {
Olav Haugan42ebe712012-01-10 16:30:58 -08005328 .adjacent_mem_id = INVALID_HEAP_ID,
5329 .align = PAGE_SIZE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005330};
5331#endif
Olav Haugan9cdfc2f2012-02-15 09:52:57 -08005332
5333/**
5334 * These heaps are listed in the order they will be allocated. Due to
5335 * video hardware restrictions and content protection the FW heap has to
5336 * be allocated adjacent (below) the MM heap and the MFC heap has to be
5337 * allocated after the MM heap to ensure MFC heap is not more than 256MB
5338 * away from the base address of the FW heap.
5339 * However, the order of FW heap and MM heap doesn't matter since these
5340 * two heaps are taken care of by separate code to ensure they are adjacent
5341 * to each other.
5342 * Don't swap the order unless you know what you are doing!
5343 */
Stepan Moskovchenkofc70d902011-11-30 12:39:36 -08005344static struct ion_platform_data ion_pdata = {
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005345 .nr = MSM_ION_HEAP_NUM,
5346 .heaps = {
5347 {
Olav Hauganb5be7992011-11-18 14:29:02 -08005348 .id = ION_SYSTEM_HEAP_ID,
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005349 .type = ION_HEAP_TYPE_SYSTEM,
5350 .name = ION_VMALLOC_HEAP_NAME,
5351 },
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005352#ifdef CONFIG_MSM_MULTIMEDIA_USE_ION
5353 {
Olav Hauganb5be7992011-11-18 14:29:02 -08005354 .id = ION_CP_MM_HEAP_ID,
Olav Haugan0a852512012-01-09 10:20:55 -08005355 .type = ION_HEAP_TYPE_CP,
Olav Hauganb5be7992011-11-18 14:29:02 -08005356 .name = ION_MM_HEAP_NAME,
5357 .size = MSM_ION_MM_SIZE,
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005358 .memory_type = ION_SMI_TYPE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005359 .extra_data = (void *) &cp_mm_ion_pdata,
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005360 },
Olav Hauganb5be7992011-11-18 14:29:02 -08005361 {
Olav Haugan42ebe712012-01-10 16:30:58 -08005362 .id = ION_MM_FIRMWARE_HEAP_ID,
5363 .type = ION_HEAP_TYPE_CARVEOUT,
5364 .name = ION_MM_FIRMWARE_HEAP_NAME,
5365 .size = MSM_ION_MM_FW_SIZE,
5366 .memory_type = ION_SMI_TYPE,
5367 .extra_data = (void *) &fw_co_ion_pdata,
5368 },
5369 {
Olav Hauganb5be7992011-11-18 14:29:02 -08005370 .id = ION_CP_MFC_HEAP_ID,
Olav Haugan0a852512012-01-09 10:20:55 -08005371 .type = ION_HEAP_TYPE_CP,
Olav Hauganb5be7992011-11-18 14:29:02 -08005372 .name = ION_MFC_HEAP_NAME,
5373 .size = MSM_ION_MFC_SIZE,
5374 .memory_type = ION_SMI_TYPE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005375 .extra_data = (void *) &cp_mfc_ion_pdata,
Olav Hauganb5be7992011-11-18 14:29:02 -08005376 },
5377 {
Olav Haugan9cdfc2f2012-02-15 09:52:57 -08005378 .id = ION_SF_HEAP_ID,
5379 .type = ION_HEAP_TYPE_CARVEOUT,
5380 .name = ION_SF_HEAP_NAME,
5381 .size = MSM_ION_SF_SIZE,
5382 .memory_type = ION_EBI_TYPE,
5383 .extra_data = (void *)&co_ion_pdata,
5384 },
5385 {
5386 .id = ION_CAMERA_HEAP_ID,
5387 .type = ION_HEAP_TYPE_CARVEOUT,
5388 .name = ION_CAMERA_HEAP_NAME,
5389 .size = MSM_ION_CAMERA_SIZE,
5390 .memory_type = ION_EBI_TYPE,
5391 .extra_data = &co_ion_pdata,
5392 },
5393 {
Olav Hauganb5be7992011-11-18 14:29:02 -08005394 .id = ION_CP_WB_HEAP_ID,
Olav Haugan0a852512012-01-09 10:20:55 -08005395 .type = ION_HEAP_TYPE_CP,
Olav Hauganb5be7992011-11-18 14:29:02 -08005396 .name = ION_WB_HEAP_NAME,
5397 .size = MSM_ION_WB_SIZE,
5398 .memory_type = ION_EBI_TYPE,
Olav Haugan0703dbf2011-12-19 17:53:38 -08005399 .extra_data = (void *) &cp_wb_ion_pdata,
Olav Hauganb5be7992011-11-18 14:29:02 -08005400 },
Olav Haugan3a55e322012-01-23 14:24:01 -08005401 {
Olav Haugan6ab47252012-02-15 14:46:49 -08005402 .id = ION_QSECOM_HEAP_ID,
5403 .type = ION_HEAP_TYPE_CARVEOUT,
5404 .name = ION_QSECOM_HEAP_NAME,
5405 .size = MSM_ION_QSECOM_SIZE,
5406 .memory_type = ION_EBI_TYPE,
5407 .extra_data = (void *) &co_ion_pdata,
5408 },
5409 {
Olav Haugan3a55e322012-01-23 14:24:01 -08005410 .id = ION_AUDIO_HEAP_ID,
5411 .type = ION_HEAP_TYPE_CARVEOUT,
5412 .name = ION_AUDIO_HEAP_NAME,
5413 .size = MSM_ION_AUDIO_SIZE,
5414 .memory_type = ION_EBI_TYPE,
5415 .extra_data = (void *)&co_ion_pdata,
5416 },
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005417#endif
5418 }
5419};
5420
Stepan Moskovchenkofc70d902011-11-30 12:39:36 -08005421static struct platform_device ion_dev = {
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005422 .name = "ion-msm",
5423 .id = 1,
5424 .dev = { .platform_data = &ion_pdata },
5425};
5426#endif
5427
5428
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005429static struct memtype_reserve msm8x60_reserve_table[] __initdata = {
5430 /* Kernel SMI memory pool for video core, used for firmware */
5431 /* and encoder, decoder scratch buffers */
5432 /* Kernel SMI memory pool should always precede the user space */
5433 /* SMI memory pool, as the video core will use offset address */
5434 /* from the Firmware base */
5435 [MEMTYPE_SMI_KERNEL] = {
5436 .start = KERNEL_SMI_BASE,
5437 .limit = KERNEL_SMI_SIZE,
5438 .size = KERNEL_SMI_SIZE,
5439 .flags = MEMTYPE_FLAGS_FIXED,
5440 },
5441 /* User space SMI memory pool for video core */
5442 /* used for encoder, decoder input & output buffers */
5443 [MEMTYPE_SMI] = {
5444 .start = USER_SMI_BASE,
5445 .limit = USER_SMI_SIZE,
5446 .flags = MEMTYPE_FLAGS_FIXED,
5447 },
5448 [MEMTYPE_EBI0] = {
5449 .flags = MEMTYPE_FLAGS_1M_ALIGN,
5450 },
5451 [MEMTYPE_EBI1] = {
5452 .flags = MEMTYPE_FLAGS_1M_ALIGN,
5453 },
5454};
5455
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005456static void reserve_ion_memory(void)
5457{
5458#if defined(CONFIG_ION_MSM) && defined(CONFIG_MSM_MULTIMEDIA_USE_ION)
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08005459 unsigned int i;
5460
5461 if (hdmi_is_primary) {
5462 msm_ion_sf_size = MSM_HDMI_PRIM_ION_SF_SIZE;
5463 for (i = 0; i < ion_pdata.nr; i++) {
5464 if (ion_pdata.heaps[i].id == ION_SF_HEAP_ID) {
5465 ion_pdata.heaps[i].size = msm_ion_sf_size;
5466 pr_debug("msm_ion_sf_size 0x%x\n",
5467 msm_ion_sf_size);
5468 break;
5469 }
5470 }
5471 }
5472
5473 msm8x60_reserve_table[MEMTYPE_EBI1].size += msm_ion_sf_size;
Olav Haugan42ebe712012-01-10 16:30:58 -08005474 msm8x60_reserve_table[MEMTYPE_SMI].size += MSM_ION_MM_FW_SIZE;
Olav Hauganb5be7992011-11-18 14:29:02 -08005475 msm8x60_reserve_table[MEMTYPE_SMI].size += MSM_ION_MM_SIZE;
5476 msm8x60_reserve_table[MEMTYPE_SMI].size += MSM_ION_MFC_SIZE;
5477 msm8x60_reserve_table[MEMTYPE_EBI1].size += MSM_ION_CAMERA_SIZE;
5478 msm8x60_reserve_table[MEMTYPE_EBI1].size += MSM_ION_WB_SIZE;
Olav Haugan3a55e322012-01-23 14:24:01 -08005479 msm8x60_reserve_table[MEMTYPE_EBI1].size += MSM_ION_AUDIO_SIZE;
Olav Haugan8d8c2d12012-04-02 12:01:44 -07005480 msm8x60_reserve_table[MEMTYPE_EBI1].size += MSM_ION_QSECOM_SIZE;
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005481#endif
5482}
5483
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005484static void __init size_pmem_devices(void)
5485{
5486#ifdef CONFIG_ANDROID_PMEM
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005487#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005488 android_pmem_adsp_pdata.size = pmem_adsp_size;
5489 android_pmem_smipool_pdata.size = MSM_PMEM_SMIPOOL_SIZE;
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08005490
5491 if (hdmi_is_primary)
5492 pmem_sf_size = MSM_HDMI_PRIM_PMEM_SF_SIZE;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005493 android_pmem_pdata.size = pmem_sf_size;
5494#endif
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005495 android_pmem_audio_pdata.size = MSM_PMEM_AUDIO_SIZE;
5496#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005497}
5498
5499static void __init reserve_memory_for(struct android_pmem_platform_data *p)
5500{
5501 msm8x60_reserve_table[p->memory_type].size += p->size;
5502}
5503
5504static void __init reserve_pmem_memory(void)
5505{
5506#ifdef CONFIG_ANDROID_PMEM
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005507#ifndef CONFIG_MSM_MULTIMEDIA_USE_ION
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005508 reserve_memory_for(&android_pmem_adsp_pdata);
5509 reserve_memory_for(&android_pmem_smipool_pdata);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005510 reserve_memory_for(&android_pmem_pdata);
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005511#endif
5512 reserve_memory_for(&android_pmem_audio_pdata);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005513 msm8x60_reserve_table[MEMTYPE_EBI1].size += pmem_kernel_ebi1_size;
5514#endif
5515}
5516
Huaibin Yanga5419422011-12-08 23:52:10 -08005517static void __init reserve_mdp_memory(void);
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005518
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005519static void __init msm8x60_calculate_reserve_sizes(void)
5520{
5521 size_pmem_devices();
5522 reserve_pmem_memory();
Laura Abbott63cfd7e2011-10-10 18:21:01 -07005523 reserve_ion_memory();
Huaibin Yanga5419422011-12-08 23:52:10 -08005524 reserve_mdp_memory();
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005525}
5526
5527static int msm8x60_paddr_to_memtype(unsigned int paddr)
5528{
5529 if (paddr >= 0x40000000 && paddr < 0x60000000)
5530 return MEMTYPE_EBI1;
5531 if (paddr >= 0x38000000 && paddr < 0x40000000)
5532 return MEMTYPE_SMI;
5533 return MEMTYPE_NONE;
5534}
5535
5536static struct reserve_info msm8x60_reserve_info __initdata = {
5537 .memtype_reserve_table = msm8x60_reserve_table,
5538 .calculate_reserve_sizes = msm8x60_calculate_reserve_sizes,
5539 .paddr_to_memtype = msm8x60_paddr_to_memtype,
5540};
5541
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08005542static char prim_panel_name[PANEL_NAME_MAX_LEN];
5543static char ext_panel_name[PANEL_NAME_MAX_LEN];
5544static int __init prim_display_setup(char *param)
5545{
5546 if (strnlen(param, PANEL_NAME_MAX_LEN))
5547 strlcpy(prim_panel_name, param, PANEL_NAME_MAX_LEN);
5548 return 0;
5549}
5550early_param("prim_display", prim_display_setup);
5551
5552static int __init ext_display_setup(char *param)
5553{
5554 if (strnlen(param, PANEL_NAME_MAX_LEN))
5555 strlcpy(ext_panel_name, param, PANEL_NAME_MAX_LEN);
5556 return 0;
5557}
5558early_param("ext_display", ext_display_setup);
5559
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005560static void __init msm8x60_reserve(void)
5561{
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08005562 msm8x60_set_display_params(prim_panel_name, ext_panel_name);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005563 reserve_info = &msm8x60_reserve_info;
5564 msm_reserve();
5565}
5566
5567#define EXT_CHG_VALID_MPP 10
5568#define EXT_CHG_VALID_MPP_2 11
5569
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305570static struct pm8xxx_mpp_init_info isl_mpp[] = {
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05305571 PM8058_MPP_INIT(EXT_CHG_VALID_MPP, D_INPUT,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305572 PM8058_MPP_DIG_LEVEL_S3, DIN_TO_INT),
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05305573 PM8058_MPP_INIT(EXT_CHG_VALID_MPP_2, D_BI_DIR,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305574 PM8058_MPP_DIG_LEVEL_S3, BI_PULLUP_10KOHM),
5575};
5576
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005577#ifdef CONFIG_ISL9519_CHARGER
5578static int isl_detection_setup(void)
5579{
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305580 int ret = 0, i;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005581
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305582 for (i = 0; i < ARRAY_SIZE(isl_mpp); i++) {
5583 ret = pm8xxx_mpp_config(isl_mpp[i].mpp,
5584 &isl_mpp[i].config);
5585 if (ret) {
5586 pr_err("%s: Config MPP %d of PM8058 failed\n",
5587 __func__, isl_mpp[i].mpp);
5588 return ret;
5589 }
5590 }
5591
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005592 return ret;
5593}
5594
5595static struct isl_platform_data isl_data __initdata = {
5596 .chgcurrent = 700,
5597 .valid_n_gpio = PM8058_MPP_PM_TO_SYS(10),
5598 .chg_detection_config = isl_detection_setup,
5599 .max_system_voltage = 4200,
5600 .min_system_voltage = 3200,
5601 .term_current = 120,
5602 .input_current = 2048,
5603};
5604
5605static struct i2c_board_info isl_charger_i2c_info[] __initdata = {
5606 {
5607 I2C_BOARD_INFO("isl9519q", 0x9),
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305608 .irq = PM8058_IRQ_BASE + PM8058_CBLPWR_IRQ,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005609 .platform_data = &isl_data,
5610 },
5611};
5612#endif
5613
5614#if defined(CONFIG_SMB137B_CHARGER) || defined(CONFIG_SMB137B_CHARGER_MODULE)
5615static int smb137b_detection_setup(void)
5616{
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305617 int ret = 0, i;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005618
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305619 for (i = 0; i < ARRAY_SIZE(isl_mpp); i++) {
5620 ret = pm8xxx_mpp_config(isl_mpp[i].mpp,
5621 &isl_mpp[i].config);
5622 if (ret) {
5623 pr_err("%s: Config MPP %d of PM8058 failed\n",
5624 __func__, isl_mpp[i].mpp);
5625 return ret;
5626 }
5627 }
5628
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005629 return ret;
5630}
5631
5632static struct smb137b_platform_data smb137b_data __initdata = {
5633 .chg_detection_config = smb137b_detection_setup,
5634 .valid_n_gpio = PM8058_MPP_PM_TO_SYS(10),
5635 .batt_mah_rating = 950,
5636};
5637
5638static struct i2c_board_info smb137b_charger_i2c_info[] __initdata = {
5639 {
5640 I2C_BOARD_INFO("smb137b", 0x08),
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305641 .irq = PM8058_IRQ_BASE + PM8058_CBLPWR_IRQ,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005642 .platform_data = &smb137b_data,
5643 },
5644};
5645#endif
5646
5647#ifdef CONFIG_PMIC8058
5648#define PMIC_GPIO_SDC3_DET 22
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305649#define PMIC_GPIO_TOUCH_DISC_INTR 5
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005650
5651static int pm8058_gpios_init(void)
5652{
5653 int i;
5654 int rc;
5655 struct pm8058_gpio_cfg {
5656 int gpio;
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305657 struct pm_gpio cfg;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005658 };
5659
5660 struct pm8058_gpio_cfg gpio_cfgs[] = {
5661 { /* FFA ethernet */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305662 PM8058_GPIO_PM_TO_SYS(6),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005663 {
5664 .direction = PM_GPIO_DIR_IN,
5665 .pull = PM_GPIO_PULL_DN,
5666 .vin_sel = 2,
5667 .function = PM_GPIO_FUNC_NORMAL,
5668 .inv_int_pol = 0,
5669 },
5670 },
5671#ifdef CONFIG_MMC_MSM_CARD_HW_DETECTION
5672 {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305673 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005674 {
5675 .direction = PM_GPIO_DIR_IN,
5676 .pull = PM_GPIO_PULL_UP_30,
5677 .vin_sel = 2,
5678 .function = PM_GPIO_FUNC_NORMAL,
5679 .inv_int_pol = 0,
5680 },
5681 },
5682#endif
5683 { /* core&surf gpio expander */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305684 PM8058_GPIO_PM_TO_SYS(UI_INT1_N),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005685 {
5686 .direction = PM_GPIO_DIR_IN,
5687 .pull = PM_GPIO_PULL_NO,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305688 .vin_sel = PM8058_GPIO_VIN_S3,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005689 .function = PM_GPIO_FUNC_NORMAL,
5690 .inv_int_pol = 0,
5691 },
5692 },
5693 { /* docking gpio expander */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305694 PM8058_GPIO_PM_TO_SYS(UI_INT2_N),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005695 {
5696 .direction = PM_GPIO_DIR_IN,
5697 .pull = PM_GPIO_PULL_NO,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305698 .vin_sel = PM8058_GPIO_VIN_S3,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005699 .function = PM_GPIO_FUNC_NORMAL,
5700 .inv_int_pol = 0,
5701 },
5702 },
5703 { /* FHA/keypad gpio expanders */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305704 PM8058_GPIO_PM_TO_SYS(UI_INT3_N),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005705 {
5706 .direction = PM_GPIO_DIR_IN,
5707 .pull = PM_GPIO_PULL_NO,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305708 .vin_sel = PM8058_GPIO_VIN_S3,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005709 .function = PM_GPIO_FUNC_NORMAL,
5710 .inv_int_pol = 0,
5711 },
5712 },
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005713 { /* Timpani Reset */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305714 PM8058_GPIO_PM_TO_SYS(20),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005715 {
5716 .direction = PM_GPIO_DIR_OUT,
5717 .output_value = 1,
5718 .output_buffer = PM_GPIO_OUT_BUF_CMOS,
5719 .pull = PM_GPIO_PULL_DN,
5720 .out_strength = PM_GPIO_STRENGTH_HIGH,
5721 .function = PM_GPIO_FUNC_NORMAL,
5722 .vin_sel = 2,
5723 .inv_int_pol = 0,
5724 }
5725 },
5726 { /* PMIC ID interrupt */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305727 PM8058_GPIO_PM_TO_SYS(36),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005728 {
5729 .direction = PM_GPIO_DIR_IN,
Anji jonnalaae745e92011-11-14 18:34:31 +05305730 .pull = PM_GPIO_PULL_NO,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005731 .function = PM_GPIO_FUNC_NORMAL,
5732 .vin_sel = 2,
5733 .inv_int_pol = 0,
5734 }
5735 },
5736 };
5737
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305738#if defined(CONFIG_TOUCHDISC_VTD518_SHINETSU) || \
5739 defined(CONFIG_TOUCHDISC_VTD518_SHINETSU_MODULE)
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305740 struct pm_gpio touchdisc_intr_gpio_cfg = {
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305741 .direction = PM_GPIO_DIR_IN,
5742 .pull = PM_GPIO_PULL_UP_1P5,
5743 .vin_sel = 2,
5744 .function = PM_GPIO_FUNC_NORMAL,
5745 };
5746#endif
5747
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005748#if defined(CONFIG_HAPTIC_ISA1200) || \
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305749 defined(CONFIG_HAPTIC_ISA1200_MODULE)
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305750 struct pm_gpio en_hap_gpio_cfg = {
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305751 .direction = PM_GPIO_DIR_OUT,
5752 .pull = PM_GPIO_PULL_NO,
5753 .out_strength = PM_GPIO_STRENGTH_HIGH,
5754 .function = PM_GPIO_FUNC_NORMAL,
5755 .inv_int_pol = 0,
5756 .vin_sel = 2,
5757 .output_buffer = PM_GPIO_OUT_BUF_CMOS,
5758 .output_value = 0,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005759 };
5760#endif
5761
5762#if defined(CONFIG_PMIC8058_OTHC) || defined(CONFIG_PMIC8058_OTHC_MODULE)
5763 struct pm8058_gpio_cfg line_in_gpio_cfg = {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305764 PM8058_GPIO_PM_TO_SYS(18),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005765 {
5766 .direction = PM_GPIO_DIR_IN,
5767 .pull = PM_GPIO_PULL_UP_1P5,
5768 .vin_sel = 2,
5769 .function = PM_GPIO_FUNC_NORMAL,
5770 .inv_int_pol = 0,
5771 }
5772 };
5773#endif
5774
5775#if defined(CONFIG_QS_S5K4E1)
5776 {
5777 struct pm8058_gpio_cfg qs_hc37_cam_pd_gpio_cfg = {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305778 PM8058_GPIO_PM_TO_SYS(26),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005779 {
5780 .direction = PM_GPIO_DIR_OUT,
5781 .output_value = 0,
5782 .output_buffer = PM_GPIO_OUT_BUF_CMOS,
5783 .pull = PM_GPIO_PULL_DN,
5784 .out_strength = PM_GPIO_STRENGTH_HIGH,
5785 .function = PM_GPIO_FUNC_NORMAL,
5786 .vin_sel = 2,
5787 .inv_int_pol = 0,
5788 }
5789 };
5790#endif
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005791#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
5792 struct pm8058_gpio_cfg pmic_lcdc_nt35582_gpio_cfg = {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305793 PM8058_GPIO_PM_TO_SYS(GPIO_NT35582_BL_EN_HW_PIN - 1),
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005794 {
5795 .direction = PM_GPIO_DIR_OUT,
5796 .output_buffer = PM_GPIO_OUT_BUF_CMOS,
5797 .output_value = 1,
5798 .pull = PM_GPIO_PULL_UP_30,
5799 /* 2.9V PM_GPIO_VIN_L2, which gives 2.6V */
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305800 .vin_sel = PM8058_GPIO_VIN_L5,
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005801 .out_strength = PM_GPIO_STRENGTH_HIGH,
5802 .function = PM_GPIO_FUNC_NORMAL,
5803 .inv_int_pol = 0,
5804 }
5805 };
5806#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005807#if defined(CONFIG_HAPTIC_ISA1200) || \
5808 defined(CONFIG_HAPTIC_ISA1200_MODULE)
5809 if (machine_is_msm8x60_fluid()) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305810 rc = pm8xxx_gpio_config(
5811 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_HAP_ENABLE),
5812 &en_hap_gpio_cfg);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005813 if (rc < 0) {
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305814 pr_err("%s: pmic haptics gpio config failed\n",
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005815 __func__);
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305816 }
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305817 rc = pm8xxx_gpio_config(
5818 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_HAP_LDO_ENABLE),
5819 &en_hap_gpio_cfg);
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305820 if (rc < 0) {
5821 pr_err("%s: pmic haptics ldo gpio config failed\n",
5822 __func__);
5823 }
5824
5825 }
5826#endif
5827
5828#if defined(CONFIG_TOUCHDISC_VTD518_SHINETSU) || \
5829 defined(CONFIG_TOUCHDISC_VTD518_SHINETSU_MODULE)
5830 if (machine_is_msm8x60_ffa() || machine_is_msm8x60_surf() ||
5831 machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305832 rc = pm8xxx_gpio_config(
5833 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_TOUCH_DISC_INTR),
5834 &touchdisc_intr_gpio_cfg);
Mohan Pallaka4a1160d2011-09-09 15:17:45 +05305835 if (rc < 0) {
5836 pr_err("%s: Touchdisc interrupt gpio config failed\n",
5837 __func__);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005838 }
5839 }
5840#endif
5841
5842#if defined(CONFIG_PMIC8058_OTHC) || defined(CONFIG_PMIC8058_OTHC_MODULE)
5843 /* Line_in only for 8660 ffa & surf */
5844 if (machine_is_msm8x60_ffa() || machine_is_msm8x60_surf() ||
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04005845 machine_is_msm8x60_fusion() || machine_is_msm8x60_dragon() ||
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005846 machine_is_msm8x60_fusn_ffa()) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305847 rc = pm8xxx_gpio_config(line_in_gpio_cfg.gpio,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005848 &line_in_gpio_cfg.cfg);
5849 if (rc < 0) {
5850 pr_err("%s pmic line_in gpio config failed\n",
5851 __func__);
5852 return rc;
5853 }
5854 }
5855#endif
5856
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005857#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
5858 if (machine_is_msm8x60_dragon()) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305859 rc = pm8xxx_gpio_config(pmic_lcdc_nt35582_gpio_cfg.gpio,
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04005860 &pmic_lcdc_nt35582_gpio_cfg.cfg);
5861 if (rc < 0) {
5862 pr_err("%s pmic gpio config failed\n", __func__);
5863 return rc;
5864 }
5865 }
5866#endif
5867
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005868#if defined(CONFIG_QS_S5K4E1)
5869 /* qs_cam_hc37_cam_pd only for 8660 fluid qs camera*/
5870 if (machine_is_msm8x60_fluid()) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305871 rc = pm8xxx_gpio_config(qs_hc37_cam_pd_gpio_cfg.gpio,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005872 &qs_hc37_cam_pd_gpio_cfg.cfg);
5873 if (rc < 0) {
5874 pr_err("%s pmic qs_hc37_cam_pd gpio config failed\n",
5875 __func__);
5876 return rc;
5877 }
5878 }
5879 }
5880#endif
5881
5882 for (i = 0; i < ARRAY_SIZE(gpio_cfgs); ++i) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305883 rc = pm8xxx_gpio_config(gpio_cfgs[i].gpio,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005884 &gpio_cfgs[i].cfg);
5885 if (rc < 0) {
5886 pr_err("%s pmic gpio config failed\n",
5887 __func__);
5888 return rc;
5889 }
5890 }
5891
5892 return 0;
5893}
5894
5895static const unsigned int ffa_keymap[] = {
5896 KEY(0, 0, KEY_FN_F1), /* LS - PUSH1 */
5897 KEY(0, 1, KEY_UP), /* NAV - UP */
5898 KEY(0, 2, KEY_LEFT), /* NAV - LEFT */
5899 KEY(0, 3, KEY_VOLUMEUP), /* Shuttle SW_UP */
5900
5901 KEY(1, 0, KEY_FN_F2), /* LS - PUSH2 */
5902 KEY(1, 1, KEY_RIGHT), /* NAV - RIGHT */
5903 KEY(1, 2, KEY_DOWN), /* NAV - DOWN */
5904 KEY(1, 3, KEY_VOLUMEDOWN),
5905
5906 KEY(2, 3, KEY_ENTER), /* SW_PUSH key */
5907
5908 KEY(4, 0, KEY_CAMERA_FOCUS), /* RS - PUSH1 */
5909 KEY(4, 1, KEY_UP), /* USER_UP */
5910 KEY(4, 2, KEY_LEFT), /* USER_LEFT */
5911 KEY(4, 3, KEY_HOME), /* Right switch: MIC Bd */
5912 KEY(4, 4, KEY_FN_F3), /* Reserved MIC */
5913
5914 KEY(5, 0, KEY_CAMERA), /* RS - PUSH2 */
5915 KEY(5, 1, KEY_RIGHT), /* USER_RIGHT */
5916 KEY(5, 2, KEY_DOWN), /* USER_DOWN */
5917 KEY(5, 3, KEY_BACK), /* Left switch: MIC */
5918 KEY(5, 4, KEY_MENU), /* Center switch: MIC */
5919};
5920
Zhang Chang Ken683be172011-08-10 17:45:34 -04005921static const unsigned int dragon_keymap[] = {
5922 KEY(0, 0, KEY_MENU),
5923 KEY(0, 2, KEY_1),
5924 KEY(0, 3, KEY_4),
5925 KEY(0, 4, KEY_7),
5926
5927 KEY(1, 0, KEY_UP),
5928 KEY(1, 1, KEY_LEFT),
5929 KEY(1, 2, KEY_DOWN),
5930 KEY(1, 3, KEY_5),
5931 KEY(1, 4, KEY_8),
5932
5933 KEY(2, 0, KEY_HOME),
5934 KEY(2, 1, KEY_REPLY),
5935 KEY(2, 2, KEY_2),
5936 KEY(2, 3, KEY_6),
5937 KEY(2, 4, KEY_0),
5938
5939 KEY(3, 0, KEY_VOLUMEUP),
5940 KEY(3, 1, KEY_RIGHT),
5941 KEY(3, 2, KEY_3),
5942 KEY(3, 3, KEY_9),
5943 KEY(3, 4, KEY_SWITCHVIDEOMODE),
5944
5945 KEY(4, 0, KEY_VOLUMEDOWN),
5946 KEY(4, 1, KEY_BACK),
5947 KEY(4, 2, KEY_CAMERA),
5948 KEY(4, 3, KEY_KBDILLUMTOGGLE),
5949};
5950
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005951static struct matrix_keymap_data ffa_keymap_data = {
5952 .keymap_size = ARRAY_SIZE(ffa_keymap),
5953 .keymap = ffa_keymap,
5954};
5955
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305956static struct pm8xxx_keypad_platform_data ffa_keypad_data = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005957 .input_name = "ffa-keypad",
5958 .input_phys_device = "ffa-keypad/input0",
5959 .num_rows = 6,
5960 .num_cols = 5,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305961 .rows_gpio_start = PM8058_GPIO_PM_TO_SYS(8),
5962 .cols_gpio_start = PM8058_GPIO_PM_TO_SYS(0),
5963 .debounce_ms = 15,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005964 .scan_delay_ms = 32,
5965 .row_hold_ns = 91500,
5966 .wakeup = 1,
5967 .keymap_data = &ffa_keymap_data,
5968};
5969
Zhang Chang Ken683be172011-08-10 17:45:34 -04005970static struct matrix_keymap_data dragon_keymap_data = {
5971 .keymap_size = ARRAY_SIZE(dragon_keymap),
5972 .keymap = dragon_keymap,
5973};
5974
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305975static struct pm8xxx_keypad_platform_data dragon_keypad_data = {
Zhang Chang Ken683be172011-08-10 17:45:34 -04005976 .input_name = "dragon-keypad",
5977 .input_phys_device = "dragon-keypad/input0",
5978 .num_rows = 6,
5979 .num_cols = 5,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305980 .rows_gpio_start = PM8058_GPIO_PM_TO_SYS(8),
5981 .cols_gpio_start = PM8058_GPIO_PM_TO_SYS(0),
5982 .debounce_ms = 15,
Zhang Chang Ken683be172011-08-10 17:45:34 -04005983 .scan_delay_ms = 32,
5984 .row_hold_ns = 91500,
5985 .wakeup = 1,
5986 .keymap_data = &dragon_keymap_data,
5987};
Anirudh Ghayalc2019332011-11-12 06:29:10 +05305988
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005989static const unsigned int fluid_keymap[] = {
5990 KEY(0, 0, KEY_FN_F1), /* LS - PUSH1 */
5991 KEY(0, 1, KEY_UP), /* NAV - UP */
5992 KEY(0, 2, KEY_LEFT), /* NAV - LEFT */
5993 KEY(0, 3, KEY_VOLUMEDOWN), /* Shuttle SW_UP */
5994
5995 KEY(1, 0, KEY_FN_F2), /* LS - PUSH2 */
5996 KEY(1, 1, KEY_RIGHT), /* NAV - RIGHT */
5997 KEY(1, 2, KEY_DOWN), /* NAV - DOWN */
5998 KEY(1, 3, KEY_VOLUMEUP),
5999
6000 KEY(2, 3, KEY_ENTER), /* SW_PUSH key */
6001
6002 KEY(4, 0, KEY_CAMERA_FOCUS), /* RS - PUSH1 */
6003 KEY(4, 1, KEY_UP), /* USER_UP */
6004 KEY(4, 2, KEY_LEFT), /* USER_LEFT */
6005 KEY(4, 3, KEY_HOME), /* Right switch: MIC Bd */
6006 KEY(4, 4, KEY_FN_F3), /* Reserved MIC */
6007
Jilai Wang9a895102011-07-12 14:00:35 -04006008 KEY(5, 0, KEY_CAMERA), /* RS - PUSH2 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006009 KEY(5, 1, KEY_RIGHT), /* USER_RIGHT */
6010 KEY(5, 2, KEY_DOWN), /* USER_DOWN */
6011 KEY(5, 3, KEY_BACK), /* Left switch: MIC */
6012 KEY(5, 4, KEY_MENU), /* Center switch: MIC */
6013};
6014
6015static struct matrix_keymap_data fluid_keymap_data = {
6016 .keymap_size = ARRAY_SIZE(fluid_keymap),
6017 .keymap = fluid_keymap,
6018};
6019
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306020static struct pm8xxx_keypad_platform_data fluid_keypad_data = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006021 .input_name = "fluid-keypad",
6022 .input_phys_device = "fluid-keypad/input0",
6023 .num_rows = 6,
6024 .num_cols = 5,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306025 .rows_gpio_start = PM8058_GPIO_PM_TO_SYS(8),
6026 .cols_gpio_start = PM8058_GPIO_PM_TO_SYS(0),
6027 .debounce_ms = 15,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006028 .scan_delay_ms = 32,
6029 .row_hold_ns = 91500,
6030 .wakeup = 1,
6031 .keymap_data = &fluid_keymap_data,
6032};
6033
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306034static struct pm8xxx_vibrator_platform_data pm8058_vib_pdata = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006035 .initial_vibrate_ms = 500,
6036 .level_mV = 3000,
6037 .max_timeout_ms = 15000,
6038};
6039
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306040static struct pm8xxx_rtc_platform_data pm8058_rtc_pdata = {
6041 .rtc_write_enable = false,
6042 .rtc_alarm_powerup = false,
6043};
6044
6045static struct pm8xxx_pwrkey_platform_data pm8058_pwrkey_pdata = {
6046 .pull_up = 1,
Jing Lineecdc062011-11-17 09:47:09 -08006047 .kpd_trigger_delay_us = 15625,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306048 .wakeup = 1,
6049};
6050
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006051#define PM8058_LINE_IN_DET_GPIO PM8058_GPIO_PM_TO_SYS(18)
6052
6053static struct othc_accessory_info othc_accessories[] = {
6054 {
6055 .accessory = OTHC_SVIDEO_OUT,
6056 .detect_flags = OTHC_MICBIAS_DETECT | OTHC_SWITCH_DETECT
6057 | OTHC_ADC_DETECT,
6058 .key_code = SW_VIDEOOUT_INSERT,
6059 .enabled = false,
6060 .adc_thres = {
6061 .min_threshold = 20,
6062 .max_threshold = 40,
6063 },
6064 },
6065 {
6066 .accessory = OTHC_ANC_HEADPHONE,
6067 .detect_flags = OTHC_MICBIAS_DETECT | OTHC_GPIO_DETECT |
6068 OTHC_SWITCH_DETECT,
6069 .gpio = PM8058_LINE_IN_DET_GPIO,
6070 .active_low = 1,
6071 .key_code = SW_HEADPHONE_INSERT,
6072 .enabled = true,
6073 },
6074 {
6075 .accessory = OTHC_ANC_HEADSET,
6076 .detect_flags = OTHC_MICBIAS_DETECT | OTHC_GPIO_DETECT,
6077 .gpio = PM8058_LINE_IN_DET_GPIO,
6078 .active_low = 1,
6079 .key_code = SW_HEADPHONE_INSERT,
6080 .enabled = true,
6081 },
6082 {
6083 .accessory = OTHC_HEADPHONE,
6084 .detect_flags = OTHC_MICBIAS_DETECT | OTHC_SWITCH_DETECT,
6085 .key_code = SW_HEADPHONE_INSERT,
6086 .enabled = true,
6087 },
6088 {
6089 .accessory = OTHC_MICROPHONE,
6090 .detect_flags = OTHC_GPIO_DETECT,
6091 .gpio = PM8058_LINE_IN_DET_GPIO,
6092 .active_low = 1,
6093 .key_code = SW_MICROPHONE_INSERT,
6094 .enabled = true,
6095 },
6096 {
6097 .accessory = OTHC_HEADSET,
6098 .detect_flags = OTHC_MICBIAS_DETECT,
6099 .key_code = SW_HEADPHONE_INSERT,
6100 .enabled = true,
6101 },
6102};
6103
6104static struct othc_switch_info switch_info[] = {
6105 {
6106 .min_adc_threshold = 0,
6107 .max_adc_threshold = 100,
6108 .key_code = KEY_PLAYPAUSE,
6109 },
6110 {
6111 .min_adc_threshold = 100,
6112 .max_adc_threshold = 200,
6113 .key_code = KEY_REWIND,
6114 },
6115 {
6116 .min_adc_threshold = 200,
6117 .max_adc_threshold = 500,
6118 .key_code = KEY_FASTFORWARD,
6119 },
6120};
6121
6122static struct othc_n_switch_config switch_config = {
6123 .voltage_settling_time_ms = 0,
6124 .num_adc_samples = 3,
6125 .adc_channel = CHANNEL_ADC_HDSET,
6126 .switch_info = switch_info,
6127 .num_keys = ARRAY_SIZE(switch_info),
6128 .default_sw_en = true,
6129 .default_sw_idx = 0,
6130};
6131
6132static struct hsed_bias_config hsed_bias_config = {
6133 /* HSED mic bias config info */
6134 .othc_headset = OTHC_HEADSET_NO,
6135 .othc_lowcurr_thresh_uA = 100,
6136 .othc_highcurr_thresh_uA = 600,
6137 .othc_hyst_prediv_us = 7800,
6138 .othc_period_clkdiv_us = 62500,
6139 .othc_hyst_clk_us = 121000,
6140 .othc_period_clk_us = 312500,
6141 .othc_wakeup = 1,
6142};
6143
6144static struct othc_hsed_config hsed_config_1 = {
6145 .hsed_bias_config = &hsed_bias_config,
6146 /*
6147 * The detection delay and switch reporting delay are
6148 * required to encounter a hardware bug (spurious switch
6149 * interrupts on slow insertion/removal of the headset).
6150 * This will introduce a delay in reporting the accessory
6151 * insertion and removal to the userspace.
6152 */
6153 .detection_delay_ms = 1500,
6154 /* Switch info */
6155 .switch_debounce_ms = 1500,
6156 .othc_support_n_switch = false,
6157 .switch_config = &switch_config,
6158 .ir_gpio = -1,
6159 /* Accessory info */
6160 .accessories_support = true,
6161 .accessories = othc_accessories,
6162 .othc_num_accessories = ARRAY_SIZE(othc_accessories),
6163};
6164
6165static struct othc_regulator_config othc_reg = {
6166 .regulator = "8058_l5",
6167 .max_uV = 2850000,
6168 .min_uV = 2850000,
6169};
6170
6171/* MIC_BIAS0 is configured as normal MIC BIAS */
6172static struct pmic8058_othc_config_pdata othc_config_pdata_0 = {
6173 .micbias_select = OTHC_MICBIAS_0,
6174 .micbias_capability = OTHC_MICBIAS,
6175 .micbias_enable = OTHC_SIGNAL_OFF,
6176 .micbias_regulator = &othc_reg,
6177};
6178
6179/* MIC_BIAS1 is configured as HSED_BIAS for OTHC */
6180static struct pmic8058_othc_config_pdata othc_config_pdata_1 = {
6181 .micbias_select = OTHC_MICBIAS_1,
6182 .micbias_capability = OTHC_MICBIAS_HSED,
6183 .micbias_enable = OTHC_SIGNAL_PWM_TCXO,
6184 .micbias_regulator = &othc_reg,
6185 .hsed_config = &hsed_config_1,
6186 .hsed_name = "8660_handset",
6187};
6188
6189/* MIC_BIAS2 is configured as normal MIC BIAS */
6190static struct pmic8058_othc_config_pdata othc_config_pdata_2 = {
6191 .micbias_select = OTHC_MICBIAS_2,
6192 .micbias_capability = OTHC_MICBIAS,
6193 .micbias_enable = OTHC_SIGNAL_OFF,
6194 .micbias_regulator = &othc_reg,
6195};
6196
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006197
6198static void __init msm8x60_init_pm8058_othc(void)
6199{
6200 int i;
6201
6202 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) == 2 ||
6203 machine_is_msm8x60_fluid() || machine_is_msm8x60_fusion() ||
6204 machine_is_msm8x60_fusn_ffa()) {
6205 /* 3-switch headset supported only by V2 FFA and FLUID */
6206 hsed_config_1.accessories_adc_support = true,
6207 /* ADC based accessory detection works only on V2 and FLUID */
6208 hsed_config_1.accessories_adc_channel = CHANNEL_ADC_HDSET,
6209 hsed_config_1.othc_support_n_switch = true;
6210 }
6211
6212 /* IR GPIO is absent on FLUID */
6213 if (machine_is_msm8x60_fluid())
6214 hsed_config_1.ir_gpio = -1;
6215
6216 for (i = 0; i < ARRAY_SIZE(othc_accessories); i++) {
6217 if (machine_is_msm8x60_fluid()) {
6218 switch (othc_accessories[i].accessory) {
6219 case OTHC_ANC_HEADPHONE:
6220 case OTHC_ANC_HEADSET:
6221 othc_accessories[i].gpio = GPIO_HEADSET_DET_N;
6222 break;
6223 case OTHC_MICROPHONE:
6224 othc_accessories[i].enabled = false;
6225 break;
6226 case OTHC_SVIDEO_OUT:
6227 othc_accessories[i].enabled = true;
6228 hsed_config_1.video_out_gpio = GPIO_HS_SW_DIR;
6229 break;
6230 }
6231 }
6232 }
6233}
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006234
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006235
6236static int pm8058_pwm_config(struct pwm_device *pwm, int ch, int on)
6237{
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306238 struct pm_gpio pwm_gpio_config = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006239 .direction = PM_GPIO_DIR_OUT,
6240 .output_buffer = PM_GPIO_OUT_BUF_CMOS,
6241 .output_value = 0,
6242 .pull = PM_GPIO_PULL_NO,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306243 .vin_sel = PM8058_GPIO_VIN_VPH,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006244 .out_strength = PM_GPIO_STRENGTH_HIGH,
6245 .function = PM_GPIO_FUNC_2,
6246 };
6247
6248 int rc = -EINVAL;
6249 int id, mode, max_mA;
6250
6251 id = mode = max_mA = 0;
6252 switch (ch) {
6253 case 0:
6254 case 1:
6255 case 2:
6256 if (on) {
6257 id = 24 + ch;
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306258 rc = pm8xxx_gpio_config(PM8058_GPIO_PM_TO_SYS(id - 1),
6259 &pwm_gpio_config);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006260 if (rc)
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306261 pr_err("%s: pm8xxx_gpio_config(%d): rc=%d\n",
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006262 __func__, id, rc);
6263 }
6264 break;
6265
6266 case 6:
6267 id = PM_PWM_LED_FLASH;
6268 mode = PM_PWM_CONF_PWM1;
6269 max_mA = 300;
6270 break;
6271
6272 case 7:
6273 id = PM_PWM_LED_FLASH1;
6274 mode = PM_PWM_CONF_PWM1;
6275 max_mA = 300;
6276 break;
6277
6278 default:
6279 break;
6280 }
6281
6282 if (ch >= 6 && ch <= 7) {
6283 if (!on) {
6284 mode = PM_PWM_CONF_NONE;
6285 max_mA = 0;
6286 }
6287 rc = pm8058_pwm_config_led(pwm, id, mode, max_mA);
6288 if (rc)
6289 pr_err("%s: pm8058_pwm_config_led(ch=%d): rc=%d\n",
6290 __func__, ch, rc);
6291 }
6292 return rc;
6293
6294}
6295
6296static struct pm8058_pwm_pdata pm8058_pwm_data = {
6297 .config = pm8058_pwm_config,
6298};
6299
6300#define PM8058_GPIO_INT 88
6301
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006302static struct pmic8058_led pmic8058_flash_leds[] = {
6303 [0] = {
6304 .name = "camera:flash0",
6305 .max_brightness = 15,
6306 .id = PMIC8058_ID_FLASH_LED_0,
6307 },
6308 [1] = {
6309 .name = "camera:flash1",
6310 .max_brightness = 15,
6311 .id = PMIC8058_ID_FLASH_LED_1,
6312 },
6313};
6314
6315static struct pmic8058_leds_platform_data pm8058_flash_leds_data = {
6316 .num_leds = ARRAY_SIZE(pmic8058_flash_leds),
6317 .leds = pmic8058_flash_leds,
6318};
6319
Terence Hampsonc0b6dfb2011-07-15 11:07:17 -04006320static struct pmic8058_led pmic8058_dragon_leds[] = {
6321 [0] = {
6322 /* RED */
6323 .name = "led_drv0",
6324 .max_brightness = 15,
6325 .id = PMIC8058_ID_LED_0,
6326 },/* 300 mA flash led0 drv sink */
6327 [1] = {
6328 /* Yellow */
6329 .name = "led_drv1",
6330 .max_brightness = 15,
6331 .id = PMIC8058_ID_LED_1,
6332 },/* 300 mA flash led0 drv sink */
6333 [2] = {
6334 /* Green */
6335 .name = "led_drv2",
6336 .max_brightness = 15,
6337 .id = PMIC8058_ID_LED_2,
6338 },/* 300 mA flash led0 drv sink */
6339 [3] = {
6340 .name = "led_psensor",
6341 .max_brightness = 15,
6342 .id = PMIC8058_ID_LED_KB_LIGHT,
6343 },/* 300 mA flash led0 drv sink */
6344};
6345
6346static struct pmic8058_leds_platform_data pm8058_dragon_leds_data = {
6347 .num_leds = ARRAY_SIZE(pmic8058_dragon_leds),
6348 .leds = pmic8058_dragon_leds,
6349};
6350
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006351static struct pmic8058_led pmic8058_fluid_flash_leds[] = {
6352 [0] = {
6353 .name = "led:drv0",
6354 .max_brightness = 15,
6355 .id = PMIC8058_ID_FLASH_LED_0,
6356 },/* 300 mA flash led0 drv sink */
6357 [1] = {
6358 .name = "led:drv1",
6359 .max_brightness = 15,
6360 .id = PMIC8058_ID_FLASH_LED_1,
6361 },/* 300 mA flash led1 sink */
6362 [2] = {
6363 .name = "led:drv2",
6364 .max_brightness = 20,
6365 .id = PMIC8058_ID_LED_0,
6366 },/* 40 mA led0 sink */
6367 [3] = {
6368 .name = "keypad:drv",
6369 .max_brightness = 15,
6370 .id = PMIC8058_ID_LED_KB_LIGHT,
6371 },/* 300 mA keypad drv sink */
6372};
6373
6374static struct pmic8058_leds_platform_data pm8058_fluid_flash_leds_data = {
6375 .num_leds = ARRAY_SIZE(pmic8058_fluid_flash_leds),
6376 .leds = pmic8058_fluid_flash_leds,
6377};
6378
Terence Hampson90508a92011-08-09 10:40:08 -04006379static struct pmic8058_charger_data pmic8058_charger_dragon = {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306380 .charger_data_valid = true,
Terence Hampson90508a92011-08-09 10:40:08 -04006381 .max_source_current = 1800,
6382 .charger_type = CHG_TYPE_AC,
6383};
6384
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306385static struct pmic8058_charger_data pmic8058_charger_ffa_surf = {
6386 .charger_data_valid = false,
6387};
6388
6389static struct pm8xxx_misc_platform_data pm8058_misc_pdata = {
6390 .priority = 0,
6391};
6392
6393static struct pm8xxx_irq_platform_data pm8058_irq_pdata = {
6394 .irq_base = PM8058_IRQ_BASE,
6395 .devirq = MSM_GPIO_TO_INT(PM8058_GPIO_INT),
6396 .irq_trigger_flag = IRQF_TRIGGER_LOW,
6397};
6398
6399static struct pm8xxx_gpio_platform_data pm8058_gpio_pdata = {
6400 .gpio_base = PM8058_GPIO_PM_TO_SYS(0),
6401};
6402
6403static struct pm8xxx_mpp_platform_data pm8058_mpp_pdata = {
6404 .mpp_base = PM8058_MPP_PM_TO_SYS(0),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006405};
6406
6407static struct pm8058_platform_data pm8058_platform_data = {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05306408 .irq_pdata = &pm8058_irq_pdata,
6409 .gpio_pdata = &pm8058_gpio_pdata,
6410 .mpp_pdata = &pm8058_mpp_pdata,
6411 .rtc_pdata = &pm8058_rtc_pdata,
6412 .pwrkey_pdata = &pm8058_pwrkey_pdata,
6413 .othc0_pdata = &othc_config_pdata_0,
6414 .othc1_pdata = &othc_config_pdata_1,
6415 .othc2_pdata = &othc_config_pdata_2,
6416 .pwm_pdata = &pm8058_pwm_data,
6417 .misc_pdata = &pm8058_misc_pdata,
6418#ifdef CONFIG_SENSORS_MSM_ADC
6419 .xoadc_pdata = &pm8058_xoadc_pdata,
6420#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006421};
6422
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +05306423#ifdef CONFIG_MSM_SSBI
6424static struct msm_ssbi_platform_data msm8x60_ssbi_pm8058_pdata __devinitdata = {
6425 .controller_type = MSM_SBI_CTRL_PMIC_ARBITER,
6426 .slave = {
6427 .name = "pm8058-core",
6428 .platform_data = &pm8058_platform_data,
6429 },
6430};
6431#endif
6432#endif /* CONFIG_PMIC8058 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006433
6434#if defined(CONFIG_TOUCHDISC_VTD518_SHINETSU) || \
6435 defined(CONFIG_TOUCHDISC_VTD518_SHINETSU_MODULE)
6436#define TDISC_I2C_SLAVE_ADDR 0x67
6437#define PMIC_GPIO_TDISC PM8058_GPIO_PM_TO_SYS(5)
6438#define TDISC_INT PM8058_GPIO_IRQ(PM8058_IRQ_BASE, 5)
6439
6440static const char *vregs_tdisc_name[] = {
6441 "8058_l5",
6442 "8058_s3",
6443};
6444
6445static const int vregs_tdisc_val[] = {
6446 2850000,/* uV */
6447 1800000,
6448};
6449static struct regulator *vregs_tdisc[ARRAY_SIZE(vregs_tdisc_name)];
6450
6451static int tdisc_shinetsu_setup(void)
6452{
6453 int rc, i;
6454
6455 rc = gpio_request(PMIC_GPIO_TDISC, "tdisc_interrupt");
6456 if (rc) {
6457 pr_err("%s: gpio_request failed for PMIC_GPIO_TDISC\n",
6458 __func__);
6459 return rc;
6460 }
6461
6462 rc = gpio_request(GPIO_JOYSTICK_EN, "tdisc_oe");
6463 if (rc) {
6464 pr_err("%s: gpio_request failed for GPIO_JOYSTICK_EN\n",
6465 __func__);
6466 goto fail_gpio_oe;
6467 }
6468
6469 rc = gpio_direction_output(GPIO_JOYSTICK_EN, 1);
6470 if (rc) {
6471 pr_err("%s: gpio_direction_output failed for GPIO_JOYSTICK_EN\n",
6472 __func__);
6473 gpio_free(GPIO_JOYSTICK_EN);
6474 goto fail_gpio_oe;
6475 }
6476
6477 for (i = 0; i < ARRAY_SIZE(vregs_tdisc_name); i++) {
6478 vregs_tdisc[i] = regulator_get(NULL, vregs_tdisc_name[i]);
6479 if (IS_ERR(vregs_tdisc[i])) {
6480 printk(KERN_ERR "%s: regulator get %s failed (%ld)\n",
6481 __func__, vregs_tdisc_name[i],
6482 PTR_ERR(vregs_tdisc[i]));
6483 rc = PTR_ERR(vregs_tdisc[i]);
6484 goto vreg_get_fail;
6485 }
6486
6487 rc = regulator_set_voltage(vregs_tdisc[i],
6488 vregs_tdisc_val[i], vregs_tdisc_val[i]);
6489 if (rc) {
6490 printk(KERN_ERR "%s: regulator_set_voltage() = %d\n",
6491 __func__, rc);
6492 goto vreg_set_voltage_fail;
6493 }
6494 }
6495
6496 return rc;
6497vreg_set_voltage_fail:
6498 i++;
6499vreg_get_fail:
6500 while (i)
6501 regulator_put(vregs_tdisc[--i]);
6502fail_gpio_oe:
6503 gpio_free(PMIC_GPIO_TDISC);
6504 return rc;
6505}
6506
6507static void tdisc_shinetsu_release(void)
6508{
6509 int i;
6510
6511 for (i = 0; i < ARRAY_SIZE(vregs_tdisc_name); i++)
6512 regulator_put(vregs_tdisc[i]);
6513
6514 gpio_free(PMIC_GPIO_TDISC);
6515 gpio_free(GPIO_JOYSTICK_EN);
6516}
6517
6518static int tdisc_shinetsu_enable(void)
6519{
6520 int i, rc = -EINVAL;
6521
6522 for (i = 0; i < ARRAY_SIZE(vregs_tdisc_name); i++) {
6523 rc = regulator_enable(vregs_tdisc[i]);
6524 if (rc < 0) {
6525 printk(KERN_ERR "%s: vreg %s enable failed (%d)\n",
6526 __func__, vregs_tdisc_name[i], rc);
6527 goto vreg_fail;
6528 }
6529 }
6530
6531 /* Enable the OE (output enable) gpio */
6532 gpio_set_value_cansleep(GPIO_JOYSTICK_EN, 1);
6533 /* voltage and gpio stabilization delay */
6534 msleep(50);
6535
6536 return 0;
6537vreg_fail:
6538 while (i)
6539 regulator_disable(vregs_tdisc[--i]);
6540 return rc;
6541}
6542
6543static int tdisc_shinetsu_disable(void)
6544{
6545 int i, rc;
6546
6547 for (i = 0; i < ARRAY_SIZE(vregs_tdisc_name); i++) {
6548 rc = regulator_disable(vregs_tdisc[i]);
6549 if (rc < 0) {
6550 printk(KERN_ERR "%s: vreg %s disable failed (%d)\n",
6551 __func__, vregs_tdisc_name[i], rc);
6552 goto tdisc_reg_fail;
6553 }
6554 }
6555
6556 /* Disable the OE (output enable) gpio */
6557 gpio_set_value_cansleep(GPIO_JOYSTICK_EN, 0);
6558
6559 return 0;
6560
6561tdisc_reg_fail:
6562 while (i)
6563 regulator_enable(vregs_tdisc[--i]);
6564 return rc;
6565}
6566
6567static struct tdisc_abs_values tdisc_abs = {
6568 .x_max = 32,
6569 .y_max = 32,
6570 .x_min = -32,
6571 .y_min = -32,
6572 .pressure_max = 32,
6573 .pressure_min = 0,
6574};
6575
6576static struct tdisc_platform_data tdisc_data = {
6577 .tdisc_setup = tdisc_shinetsu_setup,
6578 .tdisc_release = tdisc_shinetsu_release,
6579 .tdisc_enable = tdisc_shinetsu_enable,
6580 .tdisc_disable = tdisc_shinetsu_disable,
6581 .tdisc_wakeup = 0,
6582 .tdisc_gpio = PMIC_GPIO_TDISC,
6583 .tdisc_report_keys = true,
6584 .tdisc_report_relative = true,
6585 .tdisc_report_absolute = false,
6586 .tdisc_report_wheel = false,
6587 .tdisc_reverse_x = false,
6588 .tdisc_reverse_y = true,
6589 .tdisc_abs = &tdisc_abs,
6590};
6591
6592static struct i2c_board_info msm_i2c_gsbi3_tdisc_info[] = {
6593 {
6594 I2C_BOARD_INFO("vtd518", TDISC_I2C_SLAVE_ADDR),
6595 .irq = TDISC_INT,
6596 .platform_data = &tdisc_data,
6597 },
6598};
6599#endif
6600
6601#define PM_GPIO_CDC_RST_N 20
6602#define GPIO_CDC_RST_N PM8058_GPIO_PM_TO_SYS(PM_GPIO_CDC_RST_N)
6603
6604static struct regulator *vreg_timpani_1;
6605static struct regulator *vreg_timpani_2;
6606
6607static unsigned int msm_timpani_setup_power(void)
6608{
6609 int rc;
6610
6611 vreg_timpani_1 = regulator_get(NULL, "8058_l0");
6612 if (IS_ERR(vreg_timpani_1)) {
6613 pr_err("%s: Unable to get 8058_l0\n", __func__);
6614 return -ENODEV;
6615 }
6616
6617 vreg_timpani_2 = regulator_get(NULL, "8058_s3");
6618 if (IS_ERR(vreg_timpani_2)) {
6619 pr_err("%s: Unable to get 8058_s3\n", __func__);
6620 regulator_put(vreg_timpani_1);
6621 return -ENODEV;
6622 }
6623
6624 rc = regulator_set_voltage(vreg_timpani_1, 1200000, 1200000);
6625 if (rc) {
6626 pr_err("%s: unable to set L0 voltage to 1.2V\n", __func__);
6627 goto fail;
6628 }
6629
6630 rc = regulator_set_voltage(vreg_timpani_2, 1800000, 1800000);
6631 if (rc) {
6632 pr_err("%s: unable to set S3 voltage to 1.8V\n", __func__);
6633 goto fail;
6634 }
6635
6636 rc = regulator_enable(vreg_timpani_1);
6637 if (rc) {
6638 pr_err("%s: Enable regulator 8058_l0 failed\n", __func__);
6639 goto fail;
6640 }
6641
6642 /* The settings for LDO0 should be set such that
6643 * it doesn't require to reset the timpani. */
6644 rc = regulator_set_optimum_mode(vreg_timpani_1, 5000);
6645 if (rc < 0) {
6646 pr_err("Timpani regulator optimum mode setting failed\n");
6647 goto fail;
6648 }
6649
6650 rc = regulator_enable(vreg_timpani_2);
6651 if (rc) {
6652 pr_err("%s: Enable regulator 8058_s3 failed\n", __func__);
6653 regulator_disable(vreg_timpani_1);
6654 goto fail;
6655 }
6656
6657 rc = gpio_request(GPIO_CDC_RST_N, "CDC_RST_N");
6658 if (rc) {
6659 pr_err("%s: GPIO Request %d failed\n", __func__,
6660 GPIO_CDC_RST_N);
6661 regulator_disable(vreg_timpani_1);
6662 regulator_disable(vreg_timpani_2);
6663 goto fail;
6664 } else {
6665 gpio_direction_output(GPIO_CDC_RST_N, 1);
6666 usleep_range(1000, 1050);
6667 gpio_direction_output(GPIO_CDC_RST_N, 0);
6668 usleep_range(1000, 1050);
6669 gpio_direction_output(GPIO_CDC_RST_N, 1);
6670 gpio_free(GPIO_CDC_RST_N);
6671 }
6672 return rc;
6673
6674fail:
6675 regulator_put(vreg_timpani_1);
6676 regulator_put(vreg_timpani_2);
6677 return rc;
6678}
6679
6680static void msm_timpani_shutdown_power(void)
6681{
6682 int rc;
6683
6684 rc = regulator_disable(vreg_timpani_1);
6685 if (rc)
6686 pr_err("%s: Disable regulator 8058_l0 failed\n", __func__);
6687
6688 regulator_put(vreg_timpani_1);
6689
6690 rc = regulator_disable(vreg_timpani_2);
6691 if (rc)
6692 pr_err("%s: Disable regulator 8058_s3 failed\n", __func__);
6693
6694 regulator_put(vreg_timpani_2);
6695}
6696
6697/* Power analog function of codec */
6698static struct regulator *vreg_timpani_cdc_apwr;
6699static int msm_timpani_codec_power(int vreg_on)
6700{
6701 int rc = 0;
6702
6703 if (!vreg_timpani_cdc_apwr) {
6704
6705 vreg_timpani_cdc_apwr = regulator_get(NULL, "8058_s4");
6706
6707 if (IS_ERR(vreg_timpani_cdc_apwr)) {
6708 pr_err("%s: vreg_get failed (%ld)\n",
6709 __func__, PTR_ERR(vreg_timpani_cdc_apwr));
6710 rc = PTR_ERR(vreg_timpani_cdc_apwr);
6711 return rc;
6712 }
6713 }
6714
6715 if (vreg_on) {
6716
6717 rc = regulator_set_voltage(vreg_timpani_cdc_apwr,
6718 2200000, 2200000);
6719 if (rc) {
6720 pr_err("%s: unable to set 8058_s4 voltage to 2.2 V\n",
6721 __func__);
6722 goto vreg_fail;
6723 }
6724
6725 rc = regulator_enable(vreg_timpani_cdc_apwr);
6726 if (rc) {
6727 pr_err("%s: vreg_enable failed %d\n", __func__, rc);
6728 goto vreg_fail;
6729 }
6730 } else {
6731 rc = regulator_disable(vreg_timpani_cdc_apwr);
6732 if (rc) {
6733 pr_err("%s: vreg_disable failed %d\n",
6734 __func__, rc);
6735 goto vreg_fail;
6736 }
6737 }
6738
6739 return 0;
6740
6741vreg_fail:
6742 regulator_put(vreg_timpani_cdc_apwr);
6743 vreg_timpani_cdc_apwr = NULL;
6744 return rc;
6745}
6746
6747static struct marimba_codec_platform_data timpani_codec_pdata = {
6748 .marimba_codec_power = msm_timpani_codec_power,
6749};
6750
6751#define TIMPANI_SLAVE_ID_CDC_ADDR 0X77
6752#define TIMPANI_SLAVE_ID_QMEMBIST_ADDR 0X66
6753
6754static struct marimba_platform_data timpani_pdata = {
6755 .slave_id[MARIMBA_SLAVE_ID_CDC] = TIMPANI_SLAVE_ID_CDC_ADDR,
6756 .slave_id[MARIMBA_SLAVE_ID_QMEMBIST] = TIMPANI_SLAVE_ID_QMEMBIST_ADDR,
6757 .marimba_setup = msm_timpani_setup_power,
6758 .marimba_shutdown = msm_timpani_shutdown_power,
6759 .codec = &timpani_codec_pdata,
6760 .tsadc_ssbi_adap = MARIMBA_SSBI_ADAP,
6761};
6762
6763#define TIMPANI_I2C_SLAVE_ADDR 0xD
6764
6765static struct i2c_board_info msm_i2c_gsbi7_timpani_info[] = {
6766 {
6767 I2C_BOARD_INFO("timpani", TIMPANI_I2C_SLAVE_ADDR),
6768 .platform_data = &timpani_pdata,
6769 },
6770};
6771
Lei Zhou338cab82011-08-19 13:38:17 -04006772#ifdef CONFIG_SND_SOC_WM8903
6773static struct wm8903_platform_data wm8903_pdata = {
6774 .gpio_cfg[2] = 0x3A8,
6775};
6776
6777#define WM8903_I2C_SLAVE_ADDR 0x34
6778static struct i2c_board_info wm8903_codec_i2c_info[] = {
6779 {
6780 I2C_BOARD_INFO("wm8903", WM8903_I2C_SLAVE_ADDR >> 1),
6781 .platform_data = &wm8903_pdata,
6782 },
6783};
6784#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006785#ifdef CONFIG_PMIC8901
6786
6787#define PM8901_GPIO_INT 91
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006788/*
6789 * Consumer specific regulator names:
6790 * regulator name consumer dev_name
6791 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006792static struct regulator_consumer_supply vreg_consumers_8901_USB_OTG[] = {
6793 REGULATOR_SUPPLY("8901_usb_otg", NULL),
6794};
6795static struct regulator_consumer_supply vreg_consumers_8901_HDMI_MVS[] = {
6796 REGULATOR_SUPPLY("8901_hdmi_mvs", NULL),
6797};
6798
6799#define PM8901_VREG_INIT(_id, _min_uV, _max_uV, _modes, _ops, _apply_uV, \
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306800 _always_on) \
6801 { \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006802 .init_data = { \
6803 .constraints = { \
6804 .valid_modes_mask = _modes, \
6805 .valid_ops_mask = _ops, \
6806 .min_uV = _min_uV, \
6807 .max_uV = _max_uV, \
6808 .input_uV = _min_uV, \
6809 .apply_uV = _apply_uV, \
6810 .always_on = _always_on, \
6811 }, \
6812 .consumer_supplies = vreg_consumers_8901_##_id, \
6813 .num_consumer_supplies = \
6814 ARRAY_SIZE(vreg_consumers_8901_##_id), \
6815 }, \
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306816 .id = PM8901_VREG_ID_##_id, \
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006817 }
6818
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006819#define PM8901_VREG_INIT_VS(_id) \
6820 PM8901_VREG_INIT(_id, 0, 0, REGULATOR_MODE_NORMAL, \
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306821 REGULATOR_CHANGE_STATUS, 0, 0)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006822
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306823static struct pm8901_vreg_pdata pm8901_vreg_init[] = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006824 PM8901_VREG_INIT_VS(USB_OTG),
6825 PM8901_VREG_INIT_VS(HDMI_MVS),
6826};
6827
Anirudh Ghayalb6c98092011-12-13 14:06:48 +05306828static struct pm8xxx_misc_platform_data pm8901_misc_pdata = {
6829 .priority = 1,
6830};
6831
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306832static struct pm8xxx_irq_platform_data pm8901_irq_pdata = {
6833 .irq_base = PM8901_IRQ_BASE,
6834 .devirq = MSM_GPIO_TO_INT(PM8901_GPIO_INT),
6835 .irq_trigger_flag = IRQF_TRIGGER_LOW,
6836};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006837
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306838static struct pm8xxx_mpp_platform_data pm8901_mpp_pdata = {
6839 .mpp_base = PM8901_MPP_PM_TO_SYS(0),
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006840};
6841
6842static struct pm8901_platform_data pm8901_platform_data = {
Anirudh Ghayal9f77e962011-12-06 12:38:21 +05306843 .irq_pdata = &pm8901_irq_pdata,
6844 .mpp_pdata = &pm8901_mpp_pdata,
6845 .regulator_pdatas = pm8901_vreg_init,
6846 .num_regulators = ARRAY_SIZE(pm8901_vreg_init),
Anirudh Ghayalb6c98092011-12-13 14:06:48 +05306847 .misc_pdata = &pm8901_misc_pdata,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006848};
6849
Anirudh Ghayalc49157f2011-11-09 14:49:59 +05306850static struct msm_ssbi_platform_data msm8x60_ssbi_pm8901_pdata __devinitdata = {
6851 .controller_type = MSM_SBI_CTRL_PMIC_ARBITER,
6852 .slave = {
6853 .name = "pm8901-core",
6854 .platform_data = &pm8901_platform_data,
6855 },
6856};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006857#endif /* CONFIG_PMIC8901 */
6858
6859#if defined(CONFIG_MARIMBA_CORE) && (defined(CONFIG_GPIO_SX150X) \
6860 || defined(CONFIG_GPIO_SX150X_MODULE))
6861
6862static struct regulator *vreg_bahama;
Zhang Chang Kene1fd3da2011-08-10 08:25:57 -04006863static int msm_bahama_sys_rst = GPIO_MS_SYS_RESET_N;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006864
6865struct bahama_config_register{
6866 u8 reg;
6867 u8 value;
6868 u8 mask;
6869};
6870
6871enum version{
6872 VER_1_0,
6873 VER_2_0,
6874 VER_UNSUPPORTED = 0xFF
6875};
6876
6877static u8 read_bahama_ver(void)
6878{
6879 int rc;
6880 struct marimba config = { .mod_id = SLAVE_ID_BAHAMA };
6881 u8 bahama_version;
6882
6883 rc = marimba_read_bit_mask(&config, 0x00, &bahama_version, 1, 0x1F);
6884 if (rc < 0) {
6885 printk(KERN_ERR
6886 "%s: version read failed: %d\n",
6887 __func__, rc);
6888 return VER_UNSUPPORTED;
6889 } else {
6890 printk(KERN_INFO
6891 "%s: version read got: 0x%x\n",
6892 __func__, bahama_version);
6893 }
6894
6895 switch (bahama_version) {
6896 case 0x08: /* varient of bahama v1 */
6897 case 0x10:
6898 case 0x00:
6899 return VER_1_0;
6900 case 0x09: /* variant of bahama v2 */
6901 return VER_2_0;
6902 default:
6903 return VER_UNSUPPORTED;
6904 }
6905}
6906
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006907static int msm_bahama_setup_power_enable;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006908static unsigned int msm_bahama_setup_power(void)
6909{
6910 int rc = 0;
6911 const char *msm_bahama_regulator = "8058_s3";
Zhang Chang Kene1fd3da2011-08-10 08:25:57 -04006912
6913 if (machine_is_msm8x60_dragon())
6914 msm_bahama_sys_rst = GPIO_CDC_RST_N;
6915
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006916 vreg_bahama = regulator_get(NULL, msm_bahama_regulator);
6917
6918 if (IS_ERR(vreg_bahama)) {
6919 rc = PTR_ERR(vreg_bahama);
6920 pr_err("%s: regulator_get %s = %d\n", __func__,
6921 msm_bahama_regulator, rc);
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006922 return rc;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006923 }
6924
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006925 rc = regulator_set_voltage(vreg_bahama, 1800000, 1800000);
6926 if (rc) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006927 pr_err("%s: regulator_set_voltage %s = %d\n", __func__,
6928 msm_bahama_regulator, rc);
6929 goto unget;
6930 }
6931
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006932 rc = regulator_enable(vreg_bahama);
6933 if (rc) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006934 pr_err("%s: regulator_enable %s = %d\n", __func__,
6935 msm_bahama_regulator, rc);
6936 goto unget;
6937 }
6938
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006939 rc = gpio_request(msm_bahama_sys_rst, "bahama sys_rst_n");
6940 if (rc) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006941 pr_err("%s: gpio_request %d = %d\n", __func__,
Zhang Chang Kene1fd3da2011-08-10 08:25:57 -04006942 msm_bahama_sys_rst, rc);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006943 goto unenable;
6944 }
6945
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006946 gpio_direction_output(msm_bahama_sys_rst, 0);
6947 usleep_range(1000, 1050);
6948 gpio_set_value_cansleep(msm_bahama_sys_rst, 1);
6949 usleep_range(1000, 1050);
6950 msm_bahama_setup_power_enable = 1;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006951 return rc;
6952
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006953unenable:
6954 regulator_disable(vreg_bahama);
6955unget:
6956 regulator_put(vreg_bahama);
6957 return rc;
6958};
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006959
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006960static unsigned int msm_bahama_shutdown_power(int value)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006961{
Siddartha Mohanadoss7e8e9dd2011-09-27 19:04:58 -07006962 if (msm_bahama_setup_power_enable) {
6963 gpio_set_value_cansleep(msm_bahama_sys_rst, 0);
6964 gpio_free(msm_bahama_sys_rst);
6965 regulator_disable(vreg_bahama);
6966 regulator_put(vreg_bahama);
6967 msm_bahama_setup_power_enable = 0;
6968 }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07006969
6970 return 0;
6971};
6972
6973static unsigned int msm_bahama_core_config(int type)
6974{
6975 int rc = 0;
6976
6977 if (type == BAHAMA_ID) {
6978
6979 int i;
6980 struct marimba config = { .mod_id = SLAVE_ID_BAHAMA };
6981
6982 const struct bahama_config_register v20_init[] = {
6983 /* reg, value, mask */
6984 { 0xF4, 0x84, 0xFF }, /* AREG */
6985 { 0xF0, 0x04, 0xFF } /* DREG */
6986 };
6987
6988 if (read_bahama_ver() == VER_2_0) {
6989 for (i = 0; i < ARRAY_SIZE(v20_init); i++) {
6990 u8 value = v20_init[i].value;
6991 rc = marimba_write_bit_mask(&config,
6992 v20_init[i].reg,
6993 &value,
6994 sizeof(v20_init[i].value),
6995 v20_init[i].mask);
6996 if (rc < 0) {
6997 printk(KERN_ERR
6998 "%s: reg %d write failed: %d\n",
6999 __func__, v20_init[i].reg, rc);
7000 return rc;
7001 }
7002 printk(KERN_INFO "%s: reg 0x%02x value 0x%02x"
7003 " mask 0x%02x\n",
7004 __func__, v20_init[i].reg,
7005 v20_init[i].value, v20_init[i].mask);
7006 }
7007 }
7008 }
7009 printk(KERN_INFO "core type: %d\n", type);
7010
7011 return rc;
7012}
7013
7014static struct regulator *fm_regulator_s3;
7015static struct msm_xo_voter *fm_clock;
7016
7017static int fm_radio_setup(struct marimba_fm_platform_data *pdata)
7018{
7019 int rc = 0;
Anirudh Ghayalc2019332011-11-12 06:29:10 +05307020 struct pm_gpio cfg = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007021 .direction = PM_GPIO_DIR_IN,
7022 .pull = PM_GPIO_PULL_NO,
Anirudh Ghayalc2019332011-11-12 06:29:10 +05307023 .vin_sel = PM8058_GPIO_VIN_S3,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007024 .function = PM_GPIO_FUNC_NORMAL,
7025 .inv_int_pol = 0,
7026 };
7027
7028 if (!fm_regulator_s3) {
7029 fm_regulator_s3 = regulator_get(NULL, "8058_s3");
7030 if (IS_ERR(fm_regulator_s3)) {
7031 rc = PTR_ERR(fm_regulator_s3);
7032 printk(KERN_ERR "%s: regulator get s3 (%d)\n",
7033 __func__, rc);
7034 goto out;
7035 }
7036 }
7037
7038
7039 rc = regulator_set_voltage(fm_regulator_s3, 1800000, 1800000);
7040 if (rc < 0) {
7041 printk(KERN_ERR "%s: regulator set voltage failed (%d)\n",
7042 __func__, rc);
7043 goto fm_fail_put;
7044 }
7045
7046 rc = regulator_enable(fm_regulator_s3);
7047 if (rc < 0) {
7048 printk(KERN_ERR "%s: regulator s3 enable failed (%d)\n",
7049 __func__, rc);
7050 goto fm_fail_put;
7051 }
7052
7053 /*Vote for XO clock*/
7054 fm_clock = msm_xo_get(MSM_XO_TCXO_D0, "fm_power");
7055
7056 if (IS_ERR(fm_clock)) {
7057 rc = PTR_ERR(fm_clock);
7058 printk(KERN_ERR "%s: Couldn't get TCXO_D0 vote for FM (%d)\n",
7059 __func__, rc);
7060 goto fm_fail_switch;
7061 }
7062
7063 rc = msm_xo_mode_vote(fm_clock, MSM_XO_MODE_ON);
7064 if (rc < 0) {
7065 printk(KERN_ERR "%s: Failed to vote for TCX0_D0 ON (%d)\n",
7066 __func__, rc);
7067 goto fm_fail_vote;
7068 }
7069
7070 /*GPIO 18 on PMIC is FM_IRQ*/
Anirudh Ghayalc2019332011-11-12 06:29:10 +05307071 rc = pm8xxx_gpio_config(PM8058_GPIO_PM_TO_SYS(FM_GPIO), &cfg);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007072 if (rc) {
Anirudh Ghayalc2019332011-11-12 06:29:10 +05307073 printk(KERN_ERR "%s: return val of pm8xxx_gpio_config: %d\n",
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007074 __func__, rc);
7075 goto fm_fail_clock;
7076 }
7077 goto out;
7078
7079fm_fail_clock:
7080 msm_xo_mode_vote(fm_clock, MSM_XO_MODE_OFF);
7081fm_fail_vote:
7082 msm_xo_put(fm_clock);
7083fm_fail_switch:
7084 regulator_disable(fm_regulator_s3);
7085fm_fail_put:
7086 regulator_put(fm_regulator_s3);
7087out:
7088 return rc;
7089};
7090
7091static void fm_radio_shutdown(struct marimba_fm_platform_data *pdata)
7092{
7093 int rc = 0;
7094 if (fm_regulator_s3 != NULL) {
7095 rc = regulator_disable(fm_regulator_s3);
7096 if (rc < 0) {
7097 printk(KERN_ERR "%s: regulator s3 disable (%d)\n",
7098 __func__, rc);
7099 }
7100 regulator_put(fm_regulator_s3);
7101 fm_regulator_s3 = NULL;
7102 }
7103 printk(KERN_ERR "%s: Voting off for XO", __func__);
7104
7105 if (fm_clock != NULL) {
7106 rc = msm_xo_mode_vote(fm_clock, MSM_XO_MODE_OFF);
7107 if (rc < 0) {
7108 printk(KERN_ERR "%s: Voting off XO clock (%d)\n",
7109 __func__, rc);
7110 }
7111 msm_xo_put(fm_clock);
7112 }
7113 printk(KERN_ERR "%s: coming out of fm_radio_shutdown", __func__);
7114}
7115
7116/* Slave id address for FM/CDC/QMEMBIST
7117 * Values can be programmed using Marimba slave id 0
7118 * should there be a conflict with other I2C devices
7119 * */
7120#define BAHAMA_SLAVE_ID_FM_ADDR 0x2A
7121#define BAHAMA_SLAVE_ID_QMEMBIST_ADDR 0x7B
7122
7123static struct marimba_fm_platform_data marimba_fm_pdata = {
7124 .fm_setup = fm_radio_setup,
7125 .fm_shutdown = fm_radio_shutdown,
7126 .irq = PM8058_GPIO_IRQ(PM8058_IRQ_BASE, FM_GPIO),
7127 .is_fm_soc_i2s_master = false,
7128 .config_i2s_gpio = NULL,
7129};
7130
7131/*
7132Just initializing the BAHAMA related slave
7133*/
7134static struct marimba_platform_data marimba_pdata = {
7135 .slave_id[SLAVE_ID_BAHAMA_FM] = BAHAMA_SLAVE_ID_FM_ADDR,
7136 .slave_id[SLAVE_ID_BAHAMA_QMEMBIST] = BAHAMA_SLAVE_ID_QMEMBIST_ADDR,
7137 .bahama_setup = msm_bahama_setup_power,
7138 .bahama_shutdown = msm_bahama_shutdown_power,
7139 .bahama_core_config = msm_bahama_core_config,
7140 .fm = &marimba_fm_pdata,
7141 .tsadc_ssbi_adap = MARIMBA_SSBI_ADAP,
7142};
7143
7144
7145static struct i2c_board_info msm_marimba_board_info[] = {
7146 {
7147 I2C_BOARD_INFO("marimba", 0xc),
7148 .platform_data = &marimba_pdata,
7149 }
7150};
7151#endif /* CONFIG_MAIMBA_CORE */
7152
7153#ifdef CONFIG_I2C
7154#define I2C_SURF 1
7155#define I2C_FFA (1 << 1)
7156#define I2C_RUMI (1 << 2)
7157#define I2C_SIM (1 << 3)
7158#define I2C_FLUID (1 << 4)
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007159#define I2C_DRAGON (1 << 5)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007160
7161struct i2c_registry {
7162 u8 machs;
7163 int bus;
7164 struct i2c_board_info *info;
7165 int len;
7166};
7167
7168static struct i2c_registry msm8x60_i2c_devices[] __initdata = {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007169#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
7170 {
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007171 I2C_SURF | I2C_FFA | I2C_DRAGON,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007172 MSM_GSBI8_QUP_I2C_BUS_ID,
7173 core_expander_i2c_info,
7174 ARRAY_SIZE(core_expander_i2c_info),
7175 },
7176 {
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007177 I2C_SURF | I2C_FFA | I2C_DRAGON,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007178 MSM_GSBI8_QUP_I2C_BUS_ID,
7179 docking_expander_i2c_info,
7180 ARRAY_SIZE(docking_expander_i2c_info),
7181 },
7182 {
7183 I2C_SURF,
7184 MSM_GSBI8_QUP_I2C_BUS_ID,
7185 surf_expanders_i2c_info,
7186 ARRAY_SIZE(surf_expanders_i2c_info),
7187 },
7188 {
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007189 I2C_SURF | I2C_FFA | I2C_DRAGON,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007190 MSM_GSBI3_QUP_I2C_BUS_ID,
7191 fha_expanders_i2c_info,
7192 ARRAY_SIZE(fha_expanders_i2c_info),
7193 },
7194 {
7195 I2C_FLUID,
7196 MSM_GSBI3_QUP_I2C_BUS_ID,
7197 fluid_expanders_i2c_info,
7198 ARRAY_SIZE(fluid_expanders_i2c_info),
7199 },
7200 {
7201 I2C_FLUID,
7202 MSM_GSBI8_QUP_I2C_BUS_ID,
7203 fluid_core_expander_i2c_info,
7204 ARRAY_SIZE(fluid_core_expander_i2c_info),
7205 },
7206#endif
7207#if defined(CONFIG_TOUCHDISC_VTD518_SHINETSU) || \
7208 defined(CONFIG_TOUCHDISC_VTD518_SHINETSU_MODULE)
7209 {
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007210 I2C_SURF | I2C_FFA | I2C_FLUID | I2C_DRAGON,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007211 MSM_GSBI3_QUP_I2C_BUS_ID,
7212 msm_i2c_gsbi3_tdisc_info,
7213 ARRAY_SIZE(msm_i2c_gsbi3_tdisc_info),
7214 },
7215#endif
7216 {
Zhang Chang Ken211df572011-07-05 19:16:39 -04007217 I2C_SURF | I2C_FFA | I2C_FLUID,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007218 MSM_GSBI3_QUP_I2C_BUS_ID,
7219 cy8ctmg200_board_info,
7220 ARRAY_SIZE(cy8ctmg200_board_info),
7221 },
Zhang Chang Ken211df572011-07-05 19:16:39 -04007222 {
7223 I2C_DRAGON,
7224 MSM_GSBI3_QUP_I2C_BUS_ID,
7225 cy8ctma340_dragon_board_info,
7226 ARRAY_SIZE(cy8ctma340_dragon_board_info),
7227 },
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007228#if defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C) || \
7229 defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C_MODULE)
7230 {
7231 I2C_FLUID,
7232 MSM_GSBI3_QUP_I2C_BUS_ID,
7233 cyttsp_fluid_info,
7234 ARRAY_SIZE(cyttsp_fluid_info),
7235 },
7236 {
7237 I2C_FFA | I2C_SURF,
7238 MSM_GSBI3_QUP_I2C_BUS_ID,
7239 cyttsp_ffa_info,
7240 ARRAY_SIZE(cyttsp_ffa_info),
7241 },
7242#endif
7243#ifdef CONFIG_MSM_CAMERA
Jilai Wang971f97f2011-07-13 14:25:25 -04007244 {
7245 I2C_SURF | I2C_FFA | I2C_FLUID ,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007246 MSM_GSBI4_QUP_I2C_BUS_ID,
7247 msm_camera_boardinfo,
7248 ARRAY_SIZE(msm_camera_boardinfo),
7249 },
Jilai Wang971f97f2011-07-13 14:25:25 -04007250 {
7251 I2C_DRAGON,
7252 MSM_GSBI4_QUP_I2C_BUS_ID,
7253 msm_camera_dragon_boardinfo,
7254 ARRAY_SIZE(msm_camera_dragon_boardinfo),
7255 },
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007256#endif
7257 {
7258 I2C_SURF | I2C_FFA | I2C_FLUID,
7259 MSM_GSBI7_QUP_I2C_BUS_ID,
7260 msm_i2c_gsbi7_timpani_info,
7261 ARRAY_SIZE(msm_i2c_gsbi7_timpani_info),
7262 },
7263#if defined(CONFIG_MARIMBA_CORE)
7264 {
Zhang Chang Kene1fd3da2011-08-10 08:25:57 -04007265 I2C_SURF | I2C_FFA | I2C_FLUID | I2C_DRAGON,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007266 MSM_GSBI7_QUP_I2C_BUS_ID,
7267 msm_marimba_board_info,
7268 ARRAY_SIZE(msm_marimba_board_info),
7269 },
7270#endif /* CONFIG_MARIMBA_CORE */
7271#ifdef CONFIG_ISL9519_CHARGER
7272 {
7273 I2C_SURF | I2C_FFA,
7274 MSM_GSBI8_QUP_I2C_BUS_ID,
7275 isl_charger_i2c_info,
7276 ARRAY_SIZE(isl_charger_i2c_info),
7277 },
7278#endif
7279#if defined(CONFIG_HAPTIC_ISA1200) || \
7280 defined(CONFIG_HAPTIC_ISA1200_MODULE)
7281 {
7282 I2C_FLUID,
7283 MSM_GSBI8_QUP_I2C_BUS_ID,
7284 msm_isa1200_board_info,
7285 ARRAY_SIZE(msm_isa1200_board_info),
7286 },
7287#endif
7288#if defined(CONFIG_SMB137B_CHARGER) || defined(CONFIG_SMB137B_CHARGER_MODULE)
7289 {
7290 I2C_FLUID,
7291 MSM_GSBI8_QUP_I2C_BUS_ID,
7292 smb137b_charger_i2c_info,
7293 ARRAY_SIZE(smb137b_charger_i2c_info),
7294 },
7295#endif
7296#if defined(CONFIG_BATTERY_BQ27520) || \
7297 defined(CONFIG_BATTERY_BQ27520_MODULE)
7298 {
7299 I2C_FLUID,
7300 MSM_GSBI8_QUP_I2C_BUS_ID,
7301 msm_bq27520_board_info,
7302 ARRAY_SIZE(msm_bq27520_board_info),
7303 },
7304#endif
Lei Zhou338cab82011-08-19 13:38:17 -04007305#if defined(CONFIG_SND_SOC_WM8903) || defined(CONFIG_SND_SOC_WM8903_MODULE)
7306 {
7307 I2C_DRAGON,
7308 MSM_GSBI8_QUP_I2C_BUS_ID,
7309 wm8903_codec_i2c_info,
7310 ARRAY_SIZE(wm8903_codec_i2c_info),
7311 },
7312#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007313};
7314#endif /* CONFIG_I2C */
7315
7316static void fixup_i2c_configs(void)
7317{
7318#ifdef CONFIG_I2C
7319#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
7320 if (machine_is_msm8x60_surf() || machine_is_msm8x60_fusion())
7321 sx150x_data[SX150X_CORE].irq_summary =
7322 PM8058_GPIO_IRQ(PM8058_IRQ_BASE, UI_INT2_N);
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007323 else if (machine_is_msm8x60_ffa() || machine_is_msm8x60_fusn_ffa() ||
7324 machine_is_msm8x60_dragon())
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007325 sx150x_data[SX150X_CORE].irq_summary =
7326 PM8058_GPIO_IRQ(PM8058_IRQ_BASE, UI_INT1_N);
7327 else if (machine_is_msm8x60_fluid())
7328 sx150x_data[SX150X_CORE_FLUID].irq_summary =
7329 PM8058_GPIO_IRQ(PM8058_IRQ_BASE, UI_INT1_N);
7330#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007331#endif
7332}
7333
7334static void register_i2c_devices(void)
7335{
7336#ifdef CONFIG_I2C
7337 u8 mach_mask = 0;
7338 int i;
7339
7340 /* Build the matching 'supported_machs' bitmask */
7341 if (machine_is_msm8x60_surf() || machine_is_msm8x60_fusion())
7342 mach_mask = I2C_SURF;
7343 else if (machine_is_msm8x60_ffa() || machine_is_msm8x60_fusn_ffa())
7344 mach_mask = I2C_FFA;
7345 else if (machine_is_msm8x60_rumi3())
7346 mach_mask = I2C_RUMI;
7347 else if (machine_is_msm8x60_sim())
7348 mach_mask = I2C_SIM;
7349 else if (machine_is_msm8x60_fluid())
7350 mach_mask = I2C_FLUID;
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007351 else if (machine_is_msm8x60_dragon())
7352 mach_mask = I2C_DRAGON;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007353 else
7354 pr_err("unmatched machine ID in register_i2c_devices\n");
7355
7356 /* Run the array and install devices as appropriate */
7357 for (i = 0; i < ARRAY_SIZE(msm8x60_i2c_devices); ++i) {
7358 if (msm8x60_i2c_devices[i].machs & mach_mask)
7359 i2c_register_board_info(msm8x60_i2c_devices[i].bus,
7360 msm8x60_i2c_devices[i].info,
7361 msm8x60_i2c_devices[i].len);
7362 }
7363#endif
7364}
7365
7366static void __init msm8x60_init_uart12dm(void)
7367{
7368#if !defined(CONFIG_USB_PEHCI_HCD) && !defined(CONFIG_USB_PEHCI_HCD_MODULE)
7369 /* 0x1D000000 now belongs to EBI2:CS3 i.e. USB ISP Controller */
7370 void *fpga_mem = ioremap_nocache(0x1D000000, SZ_4K);
7371
7372 if (!fpga_mem)
7373 pr_err("%s(): Error getting memory\n", __func__);
7374
7375 /* Advanced mode */
7376 writew(0xFFFF, fpga_mem + 0x15C);
7377 /* FPGA_UART_SEL */
7378 writew(0, fpga_mem + 0x172);
7379 /* FPGA_GPIO_CONFIG_117 */
7380 writew(1, fpga_mem + 0xEA);
7381 /* FPGA_GPIO_CONFIG_118 */
7382 writew(1, fpga_mem + 0xEC);
7383 mb();
7384 iounmap(fpga_mem);
7385#endif
7386}
7387
7388#define MSM_GSBI9_PHYS 0x19900000
7389#define GSBI_DUAL_MODE_CODE 0x60
7390
7391static void __init msm8x60_init_buses(void)
7392{
7393#ifdef CONFIG_I2C_QUP
7394 void *gsbi_mem = ioremap_nocache(0x19C00000, 4);
7395 /* Setting protocol code to 0x60 for dual UART/I2C in GSBI12 */
7396 writel_relaxed(0x6 << 4, gsbi_mem);
7397 /* Ensure protocol code is written before proceeding further */
7398 mb();
7399 iounmap(gsbi_mem);
7400
7401 msm_gsbi3_qup_i2c_device.dev.platform_data = &msm_gsbi3_qup_i2c_pdata;
7402 msm_gsbi4_qup_i2c_device.dev.platform_data = &msm_gsbi4_qup_i2c_pdata;
7403 msm_gsbi7_qup_i2c_device.dev.platform_data = &msm_gsbi7_qup_i2c_pdata;
7404 msm_gsbi8_qup_i2c_device.dev.platform_data = &msm_gsbi8_qup_i2c_pdata;
7405
7406#ifdef CONFIG_MSM_GSBI9_UART
7407 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
7408 /* Setting protocol code to 0x60 for dual UART/I2C in GSBI9 */
7409 gsbi_mem = ioremap_nocache(MSM_GSBI9_PHYS, 4);
7410 writel_relaxed(GSBI_DUAL_MODE_CODE, gsbi_mem);
7411 iounmap(gsbi_mem);
7412 msm_gsbi9_qup_i2c_pdata.use_gsbi_shared_mode = 1;
7413 }
7414#endif
7415 msm_gsbi9_qup_i2c_device.dev.platform_data = &msm_gsbi9_qup_i2c_pdata;
7416 msm_gsbi12_qup_i2c_device.dev.platform_data = &msm_gsbi12_qup_i2c_pdata;
7417#endif
7418#if defined(CONFIG_SPI_QUP) || defined(CONFIG_SPI_QUP_MODULE)
7419 msm_gsbi1_qup_spi_device.dev.platform_data = &msm_gsbi1_qup_spi_pdata;
7420#endif
7421#ifdef CONFIG_I2C_SSBI
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007422 msm_device_ssbi3.dev.platform_data = &msm_ssbi3_pdata;
7423#endif
7424
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +05307425#ifdef CONFIG_MSM_SSBI
7426 msm_device_ssbi_pmic1.dev.platform_data =
7427 &msm8x60_ssbi_pm8058_pdata;
Anirudh Ghayalc49157f2011-11-09 14:49:59 +05307428 msm_device_ssbi_pmic2.dev.platform_data =
7429 &msm8x60_ssbi_pm8901_pdata;
Anirudh Ghayal9d9cdc22011-10-10 17:17:07 +05307430#endif
7431
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007432 if (machine_is_msm8x60_fluid()) {
7433#if (defined(CONFIG_USB_EHCI_MSM_72K) && \
7434 (defined(CONFIG_SMB137B_CHARGER) || \
7435 defined(CONFIG_SMB137B_CHARGER_MODULE)))
7436 msm_otg_pdata.vbus_power = msm_hsusb_smb137b_vbus_power;
7437#endif
7438#if defined(CONFIG_SPI_QUP) || defined(CONFIG_SPI_QUP_MODULE)
7439 msm_gsbi10_qup_spi_device.dev.platform_data =
7440 &msm_gsbi10_qup_spi_pdata;
7441#endif
7442 }
7443
Lena Salman57d167e2012-03-21 19:46:38 +02007444#if defined(CONFIG_USB_MSM_72K) || defined(CONFIG_USB_EHCI_HCD)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007445 /*
7446 * We can not put USB regulators (8058_l6 and 8058_l7) in LPM
7447 * when we depend on USB PHY for VBUS/ID notifications. VBUS
7448 * and ID notifications are available only on V2 surf and FFA
7449 * with a hardware workaround.
7450 */
7451 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) == 2 &&
7452 (machine_is_msm8x60_surf() ||
7453 (machine_is_msm8x60_ffa() &&
7454 pmic_id_notif_supported)))
7455 msm_otg_pdata.phy_can_powercollapse = 1;
7456 msm_device_otg.dev.platform_data = &msm_otg_pdata;
7457#endif
7458
Lena Salman57d167e2012-03-21 19:46:38 +02007459#ifdef CONFIG_USB_MSM_72K
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007460 msm_device_gadget_peripheral.dev.platform_data = &msm_gadget_pdata;
7461#endif
7462
7463#ifdef CONFIG_SERIAL_MSM_HS
7464 msm_uart_dm1_pdata.wakeup_irq = gpio_to_irq(54); /* GSBI6(2) */
7465 msm_device_uart_dm1.dev.platform_data = &msm_uart_dm1_pdata;
7466#endif
7467#ifdef CONFIG_MSM_GSBI9_UART
7468 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
7469 msm_device_uart_gsbi9 = msm_add_gsbi9_uart();
7470 if (IS_ERR(msm_device_uart_gsbi9))
7471 pr_err("%s(): Failed to create uart gsbi9 device\n",
7472 __func__);
7473 }
7474#endif
7475
7476#ifdef CONFIG_MSM_BUS_SCALING
7477
7478 /* RPM calls are only enabled on V2 */
7479 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) == 2) {
7480 msm_bus_apps_fabric_pdata.rpm_enabled = 1;
7481 msm_bus_sys_fabric_pdata.rpm_enabled = 1;
7482 msm_bus_mm_fabric_pdata.rpm_enabled = 1;
7483 msm_bus_sys_fpb_pdata.rpm_enabled = 1;
7484 msm_bus_cpss_fpb_pdata.rpm_enabled = 1;
7485 }
7486
7487 msm_bus_apps_fabric.dev.platform_data = &msm_bus_apps_fabric_pdata;
7488 msm_bus_sys_fabric.dev.platform_data = &msm_bus_sys_fabric_pdata;
7489 msm_bus_mm_fabric.dev.platform_data = &msm_bus_mm_fabric_pdata;
7490 msm_bus_sys_fpb.dev.platform_data = &msm_bus_sys_fpb_pdata;
7491 msm_bus_cpss_fpb.dev.platform_data = &msm_bus_cpss_fpb_pdata;
7492#endif
7493}
7494
7495static void __init msm8x60_map_io(void)
7496{
7497 msm_shared_ram_phys = MSM_SHARED_RAM_PHYS;
7498 msm_map_msm8x60_io();
Jeff Ohlstein3a77f9f2011-09-06 14:50:20 -07007499
7500 if (socinfo_init() < 0)
7501 pr_err("socinfo_init() failed!\n");
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007502}
7503
7504/*
7505 * Most segments of the EBI2 bus are disabled by default.
7506 */
7507static void __init msm8x60_init_ebi2(void)
7508{
7509 uint32_t ebi2_cfg;
7510 void *ebi2_cfg_ptr;
Terence Hampsonb36a38c2011-09-19 19:10:40 -04007511 struct clk *mem_clk = clk_get_sys("msm_ebi2", "mem_clk");
7512
7513 if (IS_ERR(mem_clk)) {
7514 pr_err("%s: clk_get_sys(%s,%s), failed", __func__,
7515 "msm_ebi2", "mem_clk");
7516 return;
7517 }
7518 clk_enable(mem_clk);
7519 clk_put(mem_clk);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007520
7521 ebi2_cfg_ptr = ioremap_nocache(0x1a100000, sizeof(uint32_t));
7522 if (ebi2_cfg_ptr != 0) {
7523 ebi2_cfg = readl_relaxed(ebi2_cfg_ptr);
7524
7525 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007526 machine_is_msm8x60_fluid() ||
7527 machine_is_msm8x60_dragon())
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007528 ebi2_cfg |= (1 << 4) | (1 << 5); /* CS2, CS3 */
7529 else if (machine_is_msm8x60_sim())
7530 ebi2_cfg |= (1 << 4); /* CS2 */
7531 else if (machine_is_msm8x60_rumi3())
7532 ebi2_cfg |= (1 << 5); /* CS3 */
7533
7534 writel_relaxed(ebi2_cfg, ebi2_cfg_ptr);
7535 iounmap(ebi2_cfg_ptr);
7536 }
7537
7538 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
Zhang Chang Ken6baadf02011-08-05 09:48:15 -04007539 machine_is_msm8x60_fluid() || machine_is_msm8x60_dragon()) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007540 ebi2_cfg_ptr = ioremap_nocache(0x1a110000, SZ_4K);
7541 if (ebi2_cfg_ptr != 0) {
7542 /* EBI2_XMEM_CFG:PWRSAVE_MODE off */
7543 writel_relaxed(0UL, ebi2_cfg_ptr);
7544
7545 /* CS2: Delay 9 cycles (140ns@64MHz) between SMSC
7546 * LAN9221 Ethernet controller reads and writes.
7547 * The lowest 4 bits are the read delay, the next
7548 * 4 are the write delay. */
7549 writel_relaxed(0x031F1C99, ebi2_cfg_ptr + 0x10);
7550#if defined(CONFIG_USB_PEHCI_HCD) || defined(CONFIG_USB_PEHCI_HCD_MODULE)
7551 /*
7552 * RECOVERY=5, HOLD_WR=1
7553 * INIT_LATENCY_WR=1, INIT_LATENCY_RD=1
7554 * WAIT_WR=1, WAIT_RD=2
7555 */
7556 writel_relaxed(0x51010112, ebi2_cfg_ptr + 0x14);
7557 /*
7558 * HOLD_RD=1
7559 * ADV_OE_RECOVERY=0, ADDR_HOLD_ENA=1
7560 */
7561 writel_relaxed(0x01000020, ebi2_cfg_ptr + 0x34);
7562#else
7563 /* EBI2 CS3 muxed address/data,
7564 * two cyc addr enable */
7565 writel_relaxed(0xA3030020, ebi2_cfg_ptr + 0x34);
7566
7567#endif
7568 iounmap(ebi2_cfg_ptr);
7569 }
7570 }
7571}
7572
7573static void __init msm8x60_configure_smc91x(void)
7574{
7575 if (machine_is_msm8x60_sim()) {
7576
7577 smc91x_resources[0].start = 0x1b800300;
7578 smc91x_resources[0].end = 0x1b8003ff;
7579
7580 smc91x_resources[1].start = (NR_MSM_IRQS + 40);
7581 smc91x_resources[1].end = (NR_MSM_IRQS + 40);
7582
7583 } else if (machine_is_msm8x60_rumi3()) {
7584
7585 smc91x_resources[0].start = 0x1d000300;
7586 smc91x_resources[0].end = 0x1d0003ff;
7587
7588 smc91x_resources[1].start = TLMM_MSM_DIR_CONN_IRQ_0;
7589 smc91x_resources[1].end = TLMM_MSM_DIR_CONN_IRQ_0;
7590 }
7591}
7592
7593static void __init msm8x60_init_tlmm(void)
7594{
7595 if (machine_is_msm8x60_rumi3())
7596 msm_gpio_install_direct_irq(0, 0, 1);
7597}
7598
7599#if (defined(CONFIG_MMC_MSM_SDC1_SUPPORT)\
7600 || defined(CONFIG_MMC_MSM_SDC2_SUPPORT)\
7601 || defined(CONFIG_MMC_MSM_SDC3_SUPPORT)\
7602 || defined(CONFIG_MMC_MSM_SDC4_SUPPORT)\
7603 || defined(CONFIG_MMC_MSM_SDC5_SUPPORT))
7604
Stepan Moskovchenko73b943b2011-10-31 22:43:00 -07007605/* 8x60 has 5 SDCC controllers */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007606#define MAX_SDCC_CONTROLLER 5
7607
7608struct msm_sdcc_gpio {
7609 /* maximum 10 GPIOs per SDCC controller */
7610 s16 no;
7611 /* name of this GPIO */
7612 const char *name;
7613 bool always_on;
7614 bool is_enabled;
7615};
7616
7617#ifdef CONFIG_MMC_MSM_SDC1_SUPPORT
7618static struct msm_sdcc_gpio sdc1_gpio_cfg[] = {
7619 {159, "sdc1_dat_0"},
7620 {160, "sdc1_dat_1"},
7621 {161, "sdc1_dat_2"},
7622 {162, "sdc1_dat_3"},
7623#ifdef CONFIG_MMC_MSM_SDC1_8_BIT_SUPPORT
7624 {163, "sdc1_dat_4"},
7625 {164, "sdc1_dat_5"},
7626 {165, "sdc1_dat_6"},
7627 {166, "sdc1_dat_7"},
7628#endif
7629 {167, "sdc1_clk"},
7630 {168, "sdc1_cmd"}
7631};
7632#endif
7633
7634#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
7635static struct msm_sdcc_gpio sdc2_gpio_cfg[] = {
7636 {143, "sdc2_dat_0"},
7637 {144, "sdc2_dat_1", 1},
7638 {145, "sdc2_dat_2"},
7639 {146, "sdc2_dat_3"},
7640#ifdef CONFIG_MMC_MSM_SDC2_8_BIT_SUPPORT
7641 {147, "sdc2_dat_4"},
7642 {148, "sdc2_dat_5"},
7643 {149, "sdc2_dat_6"},
7644 {150, "sdc2_dat_7"},
7645#endif
7646 {151, "sdc2_cmd"},
7647 {152, "sdc2_clk", 1}
7648};
7649#endif
7650
7651#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
7652static struct msm_sdcc_gpio sdc5_gpio_cfg[] = {
7653 {95, "sdc5_cmd"},
7654 {96, "sdc5_dat_3"},
7655 {97, "sdc5_clk", 1},
7656 {98, "sdc5_dat_2"},
7657 {99, "sdc5_dat_1", 1},
7658 {100, "sdc5_dat_0"}
7659};
7660#endif
7661
7662struct msm_sdcc_pad_pull_cfg {
7663 enum msm_tlmm_pull_tgt pull;
7664 u32 pull_val;
7665};
7666
7667struct msm_sdcc_pad_drv_cfg {
7668 enum msm_tlmm_hdrive_tgt drv;
7669 u32 drv_val;
7670};
7671
7672#ifdef CONFIG_MMC_MSM_SDC3_SUPPORT
7673static struct msm_sdcc_pad_drv_cfg sdc3_pad_on_drv_cfg[] = {
7674 {TLMM_HDRV_SDC3_CLK, GPIO_CFG_8MA},
7675 {TLMM_HDRV_SDC3_CMD, GPIO_CFG_8MA},
7676 {TLMM_HDRV_SDC3_DATA, GPIO_CFG_8MA}
7677};
7678
7679static struct msm_sdcc_pad_pull_cfg sdc3_pad_on_pull_cfg[] = {
7680 {TLMM_PULL_SDC3_CMD, GPIO_CFG_PULL_UP},
7681 {TLMM_PULL_SDC3_DATA, GPIO_CFG_PULL_UP}
7682};
7683
7684static struct msm_sdcc_pad_drv_cfg sdc3_pad_off_drv_cfg[] = {
7685 {TLMM_HDRV_SDC3_CLK, GPIO_CFG_2MA},
7686 {TLMM_HDRV_SDC3_CMD, GPIO_CFG_2MA},
7687 {TLMM_HDRV_SDC3_DATA, GPIO_CFG_2MA}
7688};
7689
7690static struct msm_sdcc_pad_pull_cfg sdc3_pad_off_pull_cfg[] = {
7691 {TLMM_PULL_SDC3_CMD, GPIO_CFG_PULL_DOWN},
7692 {TLMM_PULL_SDC3_DATA, GPIO_CFG_PULL_DOWN}
7693};
7694#endif
7695
7696#ifdef CONFIG_MMC_MSM_SDC4_SUPPORT
7697static struct msm_sdcc_pad_drv_cfg sdc4_pad_on_drv_cfg[] = {
7698 {TLMM_HDRV_SDC4_CLK, GPIO_CFG_8MA},
7699 {TLMM_HDRV_SDC4_CMD, GPIO_CFG_8MA},
7700 {TLMM_HDRV_SDC4_DATA, GPIO_CFG_8MA}
7701};
7702
7703static struct msm_sdcc_pad_pull_cfg sdc4_pad_on_pull_cfg[] = {
7704 {TLMM_PULL_SDC4_CMD, GPIO_CFG_PULL_UP},
7705 {TLMM_PULL_SDC4_DATA, GPIO_CFG_PULL_UP}
7706};
7707
7708static struct msm_sdcc_pad_drv_cfg sdc4_pad_off_drv_cfg[] = {
7709 {TLMM_HDRV_SDC4_CLK, GPIO_CFG_2MA},
7710 {TLMM_HDRV_SDC4_CMD, GPIO_CFG_2MA},
7711 {TLMM_HDRV_SDC4_DATA, GPIO_CFG_2MA}
7712};
7713
7714static struct msm_sdcc_pad_pull_cfg sdc4_pad_off_pull_cfg[] = {
7715 {TLMM_PULL_SDC4_CMD, GPIO_CFG_PULL_DOWN},
7716 {TLMM_PULL_SDC4_DATA, GPIO_CFG_PULL_DOWN}
7717};
7718#endif
7719
7720struct msm_sdcc_pin_cfg {
7721 /*
7722 * = 1 if controller pins are using gpios
7723 * = 0 if controller has dedicated MSM pins
7724 */
7725 u8 is_gpio;
7726 u8 cfg_sts;
7727 u8 gpio_data_size;
7728 struct msm_sdcc_gpio *gpio_data;
7729 struct msm_sdcc_pad_drv_cfg *pad_drv_on_data;
7730 struct msm_sdcc_pad_drv_cfg *pad_drv_off_data;
7731 struct msm_sdcc_pad_pull_cfg *pad_pull_on_data;
7732 struct msm_sdcc_pad_pull_cfg *pad_pull_off_data;
7733 u8 pad_drv_data_size;
7734 u8 pad_pull_data_size;
7735 u8 sdio_lpm_gpio_cfg;
7736};
7737
7738
7739static struct msm_sdcc_pin_cfg sdcc_pin_cfg_data[MAX_SDCC_CONTROLLER] = {
7740#ifdef CONFIG_MMC_MSM_SDC1_SUPPORT
7741 [0] = {
7742 .is_gpio = 1,
7743 .gpio_data_size = ARRAY_SIZE(sdc1_gpio_cfg),
7744 .gpio_data = sdc1_gpio_cfg
7745 },
7746#endif
7747#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
7748 [1] = {
7749 .is_gpio = 1,
7750 .gpio_data_size = ARRAY_SIZE(sdc2_gpio_cfg),
7751 .gpio_data = sdc2_gpio_cfg
7752 },
7753#endif
7754#ifdef CONFIG_MMC_MSM_SDC3_SUPPORT
7755 [2] = {
7756 .is_gpio = 0,
7757 .pad_drv_on_data = sdc3_pad_on_drv_cfg,
7758 .pad_drv_off_data = sdc3_pad_off_drv_cfg,
7759 .pad_pull_on_data = sdc3_pad_on_pull_cfg,
7760 .pad_pull_off_data = sdc3_pad_off_pull_cfg,
7761 .pad_drv_data_size = ARRAY_SIZE(sdc3_pad_on_drv_cfg),
7762 .pad_pull_data_size = ARRAY_SIZE(sdc3_pad_on_pull_cfg)
7763 },
7764#endif
7765#ifdef CONFIG_MMC_MSM_SDC4_SUPPORT
7766 [3] = {
7767 .is_gpio = 0,
7768 .pad_drv_on_data = sdc4_pad_on_drv_cfg,
7769 .pad_drv_off_data = sdc4_pad_off_drv_cfg,
7770 .pad_pull_on_data = sdc4_pad_on_pull_cfg,
7771 .pad_pull_off_data = sdc4_pad_off_pull_cfg,
7772 .pad_drv_data_size = ARRAY_SIZE(sdc4_pad_on_drv_cfg),
7773 .pad_pull_data_size = ARRAY_SIZE(sdc4_pad_on_pull_cfg)
7774 },
7775#endif
7776#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
7777 [4] = {
7778 .is_gpio = 1,
7779 .gpio_data_size = ARRAY_SIZE(sdc5_gpio_cfg),
7780 .gpio_data = sdc5_gpio_cfg
7781 }
7782#endif
7783};
7784
7785static int msm_sdcc_setup_gpio(int dev_id, unsigned int enable)
7786{
7787 int rc = 0;
7788 struct msm_sdcc_pin_cfg *curr;
7789 int n;
7790
7791 curr = &sdcc_pin_cfg_data[dev_id - 1];
7792 if (!curr->gpio_data)
7793 goto out;
7794
7795 for (n = 0; n < curr->gpio_data_size; n++) {
7796 if (enable) {
7797
7798 if (curr->gpio_data[n].always_on &&
7799 curr->gpio_data[n].is_enabled)
7800 continue;
7801 pr_debug("%s: enable: %s\n", __func__,
7802 curr->gpio_data[n].name);
7803 rc = gpio_request(curr->gpio_data[n].no,
7804 curr->gpio_data[n].name);
7805 if (rc) {
7806 pr_err("%s: gpio_request(%d, %s)"
7807 "failed", __func__,
7808 curr->gpio_data[n].no,
7809 curr->gpio_data[n].name);
7810 goto free_gpios;
7811 }
7812 /* set direction as output for all GPIOs */
7813 rc = gpio_direction_output(
7814 curr->gpio_data[n].no, 1);
7815 if (rc) {
7816 pr_err("%s: gpio_direction_output"
7817 "(%d, 1) failed\n", __func__,
7818 curr->gpio_data[n].no);
7819 goto free_gpios;
7820 }
7821 curr->gpio_data[n].is_enabled = 1;
7822 } else {
7823 /*
7824 * now free this GPIO which will put GPIO
7825 * in low power mode and will also put GPIO
7826 * in input mode
7827 */
7828 if (curr->gpio_data[n].always_on)
7829 continue;
7830 pr_debug("%s: disable: %s\n", __func__,
7831 curr->gpio_data[n].name);
7832 gpio_free(curr->gpio_data[n].no);
7833 curr->gpio_data[n].is_enabled = 0;
7834 }
7835 }
7836 curr->cfg_sts = enable;
7837 goto out;
7838
7839free_gpios:
7840 for (; n >= 0; n--)
7841 gpio_free(curr->gpio_data[n].no);
7842out:
7843 return rc;
7844}
7845
7846static int msm_sdcc_setup_pad(int dev_id, unsigned int enable)
7847{
7848 int rc = 0;
7849 struct msm_sdcc_pin_cfg *curr;
7850 int n;
7851
7852 curr = &sdcc_pin_cfg_data[dev_id - 1];
7853 if (!curr->pad_drv_on_data || !curr->pad_pull_on_data)
7854 goto out;
7855
7856 if (enable) {
7857 /*
7858 * set up the normal driver strength and
7859 * pull config for pads
7860 */
7861 for (n = 0; n < curr->pad_drv_data_size; n++) {
7862 if (curr->sdio_lpm_gpio_cfg) {
7863 if (curr->pad_drv_on_data[n].drv ==
7864 TLMM_HDRV_SDC4_DATA)
7865 continue;
7866 }
7867 msm_tlmm_set_hdrive(curr->pad_drv_on_data[n].drv,
7868 curr->pad_drv_on_data[n].drv_val);
7869 }
7870 for (n = 0; n < curr->pad_pull_data_size; n++) {
7871 if (curr->sdio_lpm_gpio_cfg) {
7872 if (curr->pad_pull_on_data[n].pull ==
7873 TLMM_PULL_SDC4_DATA)
7874 continue;
7875 }
7876 msm_tlmm_set_pull(curr->pad_pull_on_data[n].pull,
7877 curr->pad_pull_on_data[n].pull_val);
7878 }
7879 } else {
7880 /* set the low power config for pads */
7881 for (n = 0; n < curr->pad_drv_data_size; n++) {
7882 if (curr->sdio_lpm_gpio_cfg) {
7883 if (curr->pad_drv_off_data[n].drv ==
7884 TLMM_HDRV_SDC4_DATA)
7885 continue;
7886 }
7887 msm_tlmm_set_hdrive(
7888 curr->pad_drv_off_data[n].drv,
7889 curr->pad_drv_off_data[n].drv_val);
7890 }
7891 for (n = 0; n < curr->pad_pull_data_size; n++) {
7892 if (curr->sdio_lpm_gpio_cfg) {
7893 if (curr->pad_pull_off_data[n].pull ==
7894 TLMM_PULL_SDC4_DATA)
7895 continue;
7896 }
7897 msm_tlmm_set_pull(
7898 curr->pad_pull_off_data[n].pull,
7899 curr->pad_pull_off_data[n].pull_val);
7900 }
7901 }
7902 curr->cfg_sts = enable;
7903out:
7904 return rc;
7905}
7906
7907struct sdcc_reg {
7908 /* VDD/VCC/VCCQ regulator name on PMIC8058/PMIC8089*/
7909 const char *reg_name;
7910 /*
7911 * is set voltage supported for this regulator?
7912 * 0 = not supported, 1 = supported
7913 */
7914 unsigned char set_voltage_sup;
7915 /* voltage level to be set */
7916 unsigned int level;
7917 /* VDD/VCC/VCCQ voltage regulator handle */
7918 struct regulator *reg;
7919 /* is this regulator enabled? */
7920 bool enabled;
7921 /* is this regulator needs to be always on? */
7922 bool always_on;
7923 /* is operating power mode setting required for this regulator? */
7924 bool op_pwr_mode_sup;
7925 /* Load values for low power and high power mode */
7926 unsigned int lpm_uA;
7927 unsigned int hpm_uA;
7928};
Stepan Moskovchenko73b943b2011-10-31 22:43:00 -07007929/* all SDCC controllers require VDD/VCC voltage */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007930static struct sdcc_reg sdcc_vdd_reg_data[MAX_SDCC_CONTROLLER];
7931/* only SDCC1 requires VCCQ voltage */
7932static struct sdcc_reg sdcc_vccq_reg_data[1];
7933/* all SDCC controllers may require voting for VDD PAD voltage */
7934static struct sdcc_reg sdcc_vddp_reg_data[MAX_SDCC_CONTROLLER];
7935
7936struct sdcc_reg_data {
7937 struct sdcc_reg *vdd_data; /* keeps VDD/VCC regulator info */
7938 struct sdcc_reg *vccq_data; /* keeps VCCQ regulator info */
7939 struct sdcc_reg *vddp_data; /* keeps VDD Pad regulator info */
7940 unsigned char sts; /* regulator enable/disable status */
7941};
Stepan Moskovchenko73b943b2011-10-31 22:43:00 -07007942/* msm8x60 has 5 SDCC controllers */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07007943static struct sdcc_reg_data sdcc_vreg_data[MAX_SDCC_CONTROLLER];
7944
7945static int msm_sdcc_vreg_init_reg(struct sdcc_reg *vreg)
7946{
7947 int rc = 0;
7948
7949 /* Get the regulator handle */
7950 vreg->reg = regulator_get(NULL, vreg->reg_name);
7951 if (IS_ERR(vreg->reg)) {
7952 rc = PTR_ERR(vreg->reg);
7953 pr_err("%s: regulator_get(%s) failed. rc=%d\n",
7954 __func__, vreg->reg_name, rc);
7955 goto out;
7956 }
7957
7958 /* Set the voltage level if required */
7959 if (vreg->set_voltage_sup) {
7960 rc = regulator_set_voltage(vreg->reg, vreg->level,
7961 vreg->level);
7962 if (rc) {
7963 pr_err("%s: regulator_set_voltage(%s) failed rc=%d\n",
7964 __func__, vreg->reg_name, rc);
7965 goto vreg_put;
7966 }
7967 }
7968 goto out;
7969
7970vreg_put:
7971 regulator_put(vreg->reg);
7972out:
7973 return rc;
7974}
7975
7976static inline void msm_sdcc_vreg_deinit_reg(struct sdcc_reg *vreg)
7977{
7978 regulator_put(vreg->reg);
7979}
7980
7981/* this init function should be called only once for each SDCC */
7982static int msm_sdcc_vreg_init(int dev_id, unsigned char init)
7983{
7984 int rc = 0;
7985 struct sdcc_reg *curr_vdd_reg, *curr_vccq_reg, *curr_vddp_reg;
7986 struct sdcc_reg_data *curr;
7987
7988 curr = &sdcc_vreg_data[dev_id - 1];
7989 curr_vdd_reg = curr->vdd_data;
7990 curr_vccq_reg = curr->vccq_data;
7991 curr_vddp_reg = curr->vddp_data;
7992
7993 if (init) {
7994 /*
7995 * get the regulator handle from voltage regulator framework
7996 * and then try to set the voltage level for the regulator
7997 */
7998 if (curr_vdd_reg) {
7999 rc = msm_sdcc_vreg_init_reg(curr_vdd_reg);
8000 if (rc)
8001 goto out;
8002 }
8003 if (curr_vccq_reg) {
8004 rc = msm_sdcc_vreg_init_reg(curr_vccq_reg);
8005 if (rc)
8006 goto vdd_reg_deinit;
8007 }
8008 if (curr_vddp_reg) {
8009 rc = msm_sdcc_vreg_init_reg(curr_vddp_reg);
8010 if (rc)
8011 goto vccq_reg_deinit;
8012 }
8013 goto out;
8014 } else
8015 /* deregister with all regulators from regulator framework */
8016 goto vddp_reg_deinit;
8017
8018vddp_reg_deinit:
8019 if (curr_vddp_reg)
8020 msm_sdcc_vreg_deinit_reg(curr_vddp_reg);
8021vccq_reg_deinit:
8022 if (curr_vccq_reg)
8023 msm_sdcc_vreg_deinit_reg(curr_vccq_reg);
8024vdd_reg_deinit:
8025 if (curr_vdd_reg)
8026 msm_sdcc_vreg_deinit_reg(curr_vdd_reg);
8027out:
8028 return rc;
8029}
8030
8031static int msm_sdcc_vreg_enable(struct sdcc_reg *vreg)
8032{
8033 int rc;
8034
8035 if (!vreg->enabled) {
8036 rc = regulator_enable(vreg->reg);
8037 if (rc) {
8038 pr_err("%s: regulator_enable(%s) failed. rc=%d\n",
8039 __func__, vreg->reg_name, rc);
8040 goto out;
8041 }
8042 vreg->enabled = 1;
8043 }
8044
8045 /* Put always_on regulator in HPM (high power mode) */
8046 if (vreg->always_on && vreg->op_pwr_mode_sup) {
8047 rc = regulator_set_optimum_mode(vreg->reg, vreg->hpm_uA);
8048 if (rc < 0) {
8049 pr_err("%s: reg=%s: HPM setting failed"
8050 " hpm_uA=%d, rc=%d\n",
8051 __func__, vreg->reg_name,
8052 vreg->hpm_uA, rc);
8053 goto vreg_disable;
8054 }
8055 rc = 0;
8056 }
8057 goto out;
8058
8059vreg_disable:
8060 regulator_disable(vreg->reg);
8061 vreg->enabled = 0;
8062out:
8063 return rc;
8064}
8065
8066static int msm_sdcc_vreg_disable(struct sdcc_reg *vreg)
8067{
8068 int rc;
8069
8070 /* Never disable always_on regulator */
8071 if (!vreg->always_on) {
8072 rc = regulator_disable(vreg->reg);
8073 if (rc) {
8074 pr_err("%s: regulator_disable(%s) failed. rc=%d\n",
8075 __func__, vreg->reg_name, rc);
8076 goto out;
8077 }
8078 vreg->enabled = 0;
8079 }
8080
8081 /* Put always_on regulator in LPM (low power mode) */
8082 if (vreg->always_on && vreg->op_pwr_mode_sup) {
8083 rc = regulator_set_optimum_mode(vreg->reg, vreg->lpm_uA);
8084 if (rc < 0) {
8085 pr_err("%s: reg=%s: LPM setting failed"
8086 " lpm_uA=%d, rc=%d\n",
8087 __func__,
8088 vreg->reg_name,
8089 vreg->lpm_uA, rc);
8090 goto out;
8091 }
8092 rc = 0;
8093 }
8094
8095out:
8096 return rc;
8097}
8098
8099static int msm_sdcc_setup_vreg(int dev_id, unsigned char enable)
8100{
8101 int rc = 0;
8102 struct sdcc_reg *curr_vdd_reg, *curr_vccq_reg, *curr_vddp_reg;
8103 struct sdcc_reg_data *curr;
8104
8105 curr = &sdcc_vreg_data[dev_id - 1];
8106 curr_vdd_reg = curr->vdd_data;
8107 curr_vccq_reg = curr->vccq_data;
8108 curr_vddp_reg = curr->vddp_data;
8109
8110 /* check if regulators are initialized or not? */
8111 if ((curr_vdd_reg && !curr_vdd_reg->reg) ||
8112 (curr_vccq_reg && !curr_vccq_reg->reg) ||
8113 (curr_vddp_reg && !curr_vddp_reg->reg)) {
8114 /* initialize voltage regulators required for this SDCC */
8115 rc = msm_sdcc_vreg_init(dev_id, 1);
8116 if (rc) {
8117 pr_err("%s: regulator init failed = %d\n",
8118 __func__, rc);
8119 goto out;
8120 }
8121 }
8122
8123 if (curr->sts == enable)
8124 goto out;
8125
8126 if (curr_vdd_reg) {
8127 if (enable)
8128 rc = msm_sdcc_vreg_enable(curr_vdd_reg);
8129 else
8130 rc = msm_sdcc_vreg_disable(curr_vdd_reg);
8131 if (rc)
8132 goto out;
8133 }
8134
8135 if (curr_vccq_reg) {
8136 if (enable)
8137 rc = msm_sdcc_vreg_enable(curr_vccq_reg);
8138 else
8139 rc = msm_sdcc_vreg_disable(curr_vccq_reg);
8140 if (rc)
8141 goto out;
8142 }
8143
8144 if (curr_vddp_reg) {
8145 if (enable)
8146 rc = msm_sdcc_vreg_enable(curr_vddp_reg);
8147 else
8148 rc = msm_sdcc_vreg_disable(curr_vddp_reg);
8149 if (rc)
8150 goto out;
8151 }
8152 curr->sts = enable;
8153
8154out:
8155 return rc;
8156}
8157
8158static u32 msm_sdcc_setup_power(struct device *dv, unsigned int vdd)
8159{
8160 u32 rc_pin_cfg = 0;
8161 u32 rc_vreg_cfg = 0;
8162 u32 rc = 0;
8163 struct platform_device *pdev;
8164 struct msm_sdcc_pin_cfg *curr_pin_cfg;
8165
8166 pdev = container_of(dv, struct platform_device, dev);
8167
8168 /* setup gpio/pad */
8169 curr_pin_cfg = &sdcc_pin_cfg_data[pdev->id - 1];
8170 if (curr_pin_cfg->cfg_sts == !!vdd)
8171 goto setup_vreg;
8172
8173 if (curr_pin_cfg->is_gpio)
8174 rc_pin_cfg = msm_sdcc_setup_gpio(pdev->id, !!vdd);
8175 else
8176 rc_pin_cfg = msm_sdcc_setup_pad(pdev->id, !!vdd);
8177
8178setup_vreg:
8179 /* setup voltage regulators */
8180 rc_vreg_cfg = msm_sdcc_setup_vreg(pdev->id, !!vdd);
8181
8182 if (rc_pin_cfg || rc_vreg_cfg)
8183 rc = rc_pin_cfg ? rc_pin_cfg : rc_vreg_cfg;
8184
8185 return rc;
8186}
8187
8188static void msm_sdcc_sdio_lpm_gpio(struct device *dv, unsigned int active)
8189{
8190 struct msm_sdcc_pin_cfg *curr_pin_cfg;
8191 struct platform_device *pdev;
8192
8193 pdev = container_of(dv, struct platform_device, dev);
8194 /* setup gpio/pad */
8195 curr_pin_cfg = &sdcc_pin_cfg_data[pdev->id - 1];
8196
8197 if (curr_pin_cfg->cfg_sts == active)
8198 return;
8199
8200 curr_pin_cfg->sdio_lpm_gpio_cfg = 1;
8201 if (curr_pin_cfg->is_gpio)
8202 msm_sdcc_setup_gpio(pdev->id, active);
8203 else
8204 msm_sdcc_setup_pad(pdev->id, active);
8205 curr_pin_cfg->sdio_lpm_gpio_cfg = 0;
8206}
8207
8208static int msm_sdc3_get_wpswitch(struct device *dev)
8209{
8210 struct platform_device *pdev;
8211 int status;
8212 pdev = container_of(dev, struct platform_device, dev);
8213
8214 status = gpio_request(GPIO_SDC_WP, "SD_WP_Switch");
8215 if (status) {
8216 pr_err("%s:Failed to request GPIO %d\n",
8217 __func__, GPIO_SDC_WP);
8218 } else {
8219 status = gpio_direction_input(GPIO_SDC_WP);
8220 if (!status) {
8221 status = gpio_get_value_cansleep(GPIO_SDC_WP);
8222 pr_info("%s: WP Status for Slot %d = %d\n",
8223 __func__, pdev->id, status);
8224 }
8225 gpio_free(GPIO_SDC_WP);
8226 }
8227 return status;
8228}
8229
8230#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
8231int sdc5_register_status_notify(void (*callback)(int, void *),
8232 void *dev_id)
8233{
8234 sdc5_status_notify_cb = callback;
8235 sdc5_status_notify_cb_devid = dev_id;
8236 return 0;
8237}
8238#endif
8239
8240#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
8241int sdc2_register_status_notify(void (*callback)(int, void *),
8242 void *dev_id)
8243{
8244 sdc2_status_notify_cb = callback;
8245 sdc2_status_notify_cb_devid = dev_id;
8246 return 0;
8247}
8248#endif
8249
8250/* Interrupt handler for SDC2 and SDC5 detection
8251 * This function uses dual-edge interrputs settings in order
8252 * to get SDIO detection when the GPIO is rising and SDIO removal
8253 * when the GPIO is falling */
8254static irqreturn_t msm8x60_multi_sdio_slot_status_irq(int irq, void *dev_id)
8255{
8256 int status;
8257
8258 if (!machine_is_msm8x60_fusion() &&
8259 !machine_is_msm8x60_fusn_ffa())
8260 return IRQ_NONE;
8261
8262 status = gpio_get_value(MDM2AP_SYNC);
8263 pr_info("%s: MDM2AP_SYNC Status = %d\n",
8264 __func__, status);
8265
8266#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
8267 if (sdc2_status_notify_cb) {
8268 pr_info("%s: calling sdc2_status_notify_cb\n", __func__);
8269 sdc2_status_notify_cb(status,
8270 sdc2_status_notify_cb_devid);
8271 }
8272#endif
8273
8274#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
8275 if (sdc5_status_notify_cb) {
8276 pr_info("%s: calling sdc5_status_notify_cb\n", __func__);
8277 sdc5_status_notify_cb(status,
8278 sdc5_status_notify_cb_devid);
8279 }
8280#endif
8281 return IRQ_HANDLED;
8282}
8283
8284static int msm8x60_multi_sdio_init(void)
8285{
8286 int ret, irq_num;
8287
8288 if (!machine_is_msm8x60_fusion() &&
8289 !machine_is_msm8x60_fusn_ffa())
8290 return 0;
8291
8292 ret = msm_gpiomux_get(MDM2AP_SYNC);
8293 if (ret) {
8294 pr_err("%s:Failed to request GPIO %d, ret=%d\n",
8295 __func__, MDM2AP_SYNC, ret);
8296 return ret;
8297 }
8298
8299 irq_num = gpio_to_irq(MDM2AP_SYNC);
8300
8301 ret = request_irq(irq_num,
8302 msm8x60_multi_sdio_slot_status_irq,
8303 IRQ_TYPE_EDGE_BOTH,
8304 "sdio_multidetection", NULL);
8305
8306 if (ret) {
8307 pr_err("%s:Failed to request irq, ret=%d\n",
8308 __func__, ret);
8309 return ret;
8310 }
8311
8312 return ret;
8313}
8314
8315#ifdef CONFIG_MMC_MSM_SDC3_SUPPORT
8316#ifdef CONFIG_MMC_MSM_CARD_HW_DETECTION
8317static unsigned int msm8x60_sdcc_slot_status(struct device *dev)
8318{
8319 int status;
8320
8321 status = gpio_request(PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1)
8322 , "SD_HW_Detect");
8323 if (status) {
8324 pr_err("%s:Failed to request GPIO %d\n", __func__,
8325 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1));
8326 } else {
8327 status = gpio_direction_input(
8328 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1));
8329 if (!status)
8330 status = !(gpio_get_value_cansleep(
8331 PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1)));
8332 gpio_free(PM8058_GPIO_PM_TO_SYS(PMIC_GPIO_SDC3_DET - 1));
8333 }
8334 return (unsigned int) status;
8335}
8336#endif
8337#endif
8338
8339#ifdef CONFIG_MMC_MSM_SDC4_SUPPORT
8340static int msm_sdcc_cfg_mpm_sdiowakeup(struct device *dev, unsigned mode)
8341{
8342 struct platform_device *pdev;
8343 enum msm_mpm_pin pin;
8344 int ret = 0;
8345
8346 pdev = container_of(dev, struct platform_device, dev);
8347
8348 /* Only SDCC4 slot connected to WLAN chip has wakeup capability */
8349 if (pdev->id == 4)
8350 pin = MSM_MPM_PIN_SDC4_DAT1;
8351 else
8352 return -EINVAL;
8353
8354 switch (mode) {
8355 case SDC_DAT1_DISABLE:
8356 ret = msm_mpm_enable_pin(pin, 0);
8357 break;
8358 case SDC_DAT1_ENABLE:
8359 ret = msm_mpm_set_pin_type(pin, IRQ_TYPE_LEVEL_LOW);
8360 ret = msm_mpm_enable_pin(pin, 1);
8361 break;
8362 case SDC_DAT1_ENWAKE:
8363 ret = msm_mpm_set_pin_wake(pin, 1);
8364 break;
8365 case SDC_DAT1_DISWAKE:
8366 ret = msm_mpm_set_pin_wake(pin, 0);
8367 break;
8368 default:
8369 ret = -EINVAL;
8370 break;
8371 }
8372 return ret;
8373}
8374#endif
8375#endif
8376
8377#ifdef CONFIG_MMC_MSM_SDC1_SUPPORT
8378static struct mmc_platform_data msm8x60_sdc1_data = {
8379 .ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29,
8380 .translate_vdd = msm_sdcc_setup_power,
8381#ifdef CONFIG_MMC_MSM_SDC1_8_BIT_SUPPORT
8382 .mmc_bus_width = MMC_CAP_8_BIT_DATA,
8383#else
8384 .mmc_bus_width = MMC_CAP_4_BIT_DATA,
8385#endif
8386 .msmsdcc_fmin = 400000,
8387 .msmsdcc_fmid = 24000000,
8388 .msmsdcc_fmax = 48000000,
8389 .nonremovable = 1,
8390 .pclk_src_dfab = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008391};
8392#endif
8393
8394#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
8395static struct mmc_platform_data msm8x60_sdc2_data = {
8396 .ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29 | MMC_VDD_165_195,
8397 .translate_vdd = msm_sdcc_setup_power,
8398 .sdio_lpm_gpio_setup = msm_sdcc_sdio_lpm_gpio,
8399 .mmc_bus_width = MMC_CAP_8_BIT_DATA,
8400 .msmsdcc_fmin = 400000,
8401 .msmsdcc_fmid = 24000000,
8402 .msmsdcc_fmax = 48000000,
8403 .nonremovable = 0,
8404 .pclk_src_dfab = 1,
8405 .register_status_notify = sdc2_register_status_notify,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008406#ifdef CONFIG_MSM_SDIO_AL
8407 .is_sdio_al_client = 1,
8408#endif
8409};
8410#endif
8411
8412#ifdef CONFIG_MMC_MSM_SDC3_SUPPORT
8413static struct mmc_platform_data msm8x60_sdc3_data = {
8414 .ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29,
8415 .translate_vdd = msm_sdcc_setup_power,
8416 .mmc_bus_width = MMC_CAP_4_BIT_DATA,
8417 .wpswitch = msm_sdc3_get_wpswitch,
8418#ifdef CONFIG_MMC_MSM_CARD_HW_DETECTION
8419 .status = msm8x60_sdcc_slot_status,
8420 .status_irq = PM8058_GPIO_IRQ(PM8058_IRQ_BASE,
8421 PMIC_GPIO_SDC3_DET - 1),
8422 .irq_flags = IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
8423#endif
8424 .msmsdcc_fmin = 400000,
8425 .msmsdcc_fmid = 24000000,
8426 .msmsdcc_fmax = 48000000,
8427 .nonremovable = 0,
8428 .pclk_src_dfab = 1,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008429};
8430#endif
8431
8432#ifdef CONFIG_MMC_MSM_SDC4_SUPPORT
8433static struct mmc_platform_data msm8x60_sdc4_data = {
8434 .ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29,
8435 .translate_vdd = msm_sdcc_setup_power,
8436 .mmc_bus_width = MMC_CAP_4_BIT_DATA,
8437 .msmsdcc_fmin = 400000,
8438 .msmsdcc_fmid = 24000000,
8439 .msmsdcc_fmax = 48000000,
8440 .nonremovable = 0,
8441 .pclk_src_dfab = 1,
8442 .cfg_mpm_sdiowakeup = msm_sdcc_cfg_mpm_sdiowakeup,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008443};
8444#endif
8445
8446#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
8447static struct mmc_platform_data msm8x60_sdc5_data = {
8448 .ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29 | MMC_VDD_165_195,
8449 .translate_vdd = msm_sdcc_setup_power,
8450 .sdio_lpm_gpio_setup = msm_sdcc_sdio_lpm_gpio,
8451 .mmc_bus_width = MMC_CAP_4_BIT_DATA,
8452 .msmsdcc_fmin = 400000,
8453 .msmsdcc_fmid = 24000000,
8454 .msmsdcc_fmax = 48000000,
8455 .nonremovable = 0,
8456 .pclk_src_dfab = 1,
8457 .register_status_notify = sdc5_register_status_notify,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008458#ifdef CONFIG_MSM_SDIO_AL
8459 .is_sdio_al_client = 1,
8460#endif
8461};
8462#endif
8463
8464static void __init msm8x60_init_mmc(void)
8465{
8466#ifdef CONFIG_MMC_MSM_SDC1_SUPPORT
8467 /* SDCC1 : eMMC card connected */
8468 sdcc_vreg_data[0].vdd_data = &sdcc_vdd_reg_data[0];
8469 sdcc_vreg_data[0].vdd_data->reg_name = "8901_l5";
8470 sdcc_vreg_data[0].vdd_data->set_voltage_sup = 1;
8471 sdcc_vreg_data[0].vdd_data->level = 2850000;
Subhash Jadavania8482a32011-08-08 11:01:44 +05308472 sdcc_vreg_data[0].vdd_data->always_on = 1;
8473 sdcc_vreg_data[0].vdd_data->op_pwr_mode_sup = 1;
8474 sdcc_vreg_data[0].vdd_data->lpm_uA = 9000;
8475 sdcc_vreg_data[0].vdd_data->hpm_uA = 200000;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008476
8477 sdcc_vreg_data[0].vccq_data = &sdcc_vccq_reg_data[0];
8478 sdcc_vreg_data[0].vccq_data->reg_name = "8901_lvs0";
8479 sdcc_vreg_data[0].vccq_data->set_voltage_sup = 0;
8480 sdcc_vreg_data[0].vccq_data->always_on = 1;
8481
8482 msm_add_sdcc(1, &msm8x60_sdc1_data);
8483#endif
8484#ifdef CONFIG_MMC_MSM_SDC2_SUPPORT
8485 /*
8486 * MDM SDIO client is connected to SDC2 on charm SURF/FFA
8487 * and no card is connected on 8660 SURF/FFA/FLUID.
8488 */
8489 sdcc_vreg_data[1].vdd_data = &sdcc_vdd_reg_data[1];
8490 sdcc_vreg_data[1].vdd_data->reg_name = "8058_s3";
8491 sdcc_vreg_data[1].vdd_data->set_voltage_sup = 1;
8492 sdcc_vreg_data[1].vdd_data->level = 1800000;
8493
8494 sdcc_vreg_data[1].vccq_data = NULL;
8495
8496 if (machine_is_msm8x60_fusion())
8497 msm8x60_sdc2_data.msmsdcc_fmax = 24000000;
8498 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
8499#ifdef CONFIG_MMC_MSM_SDIO_SUPPORT
8500 msm8x60_sdc2_data.sdiowakeup_irq = gpio_to_irq(144);
8501 msm_sdcc_setup_gpio(2, 1);
8502#endif
8503 msm_add_sdcc(2, &msm8x60_sdc2_data);
8504 }
8505#endif
8506#ifdef CONFIG_MMC_MSM_SDC3_SUPPORT
8507 /* SDCC3 : External card slot connected */
8508 sdcc_vreg_data[2].vdd_data = &sdcc_vdd_reg_data[2];
8509 sdcc_vreg_data[2].vdd_data->reg_name = "8058_l14";
8510 sdcc_vreg_data[2].vdd_data->set_voltage_sup = 1;
8511 sdcc_vreg_data[2].vdd_data->level = 2850000;
8512 sdcc_vreg_data[2].vdd_data->always_on = 1;
8513 sdcc_vreg_data[2].vdd_data->op_pwr_mode_sup = 1;
8514 sdcc_vreg_data[2].vdd_data->lpm_uA = 9000;
8515 sdcc_vreg_data[2].vdd_data->hpm_uA = 200000;
8516
8517 sdcc_vreg_data[2].vccq_data = NULL;
8518
8519 sdcc_vreg_data[2].vddp_data = &sdcc_vddp_reg_data[2];
8520 sdcc_vreg_data[2].vddp_data->reg_name = "8058_l5";
8521 sdcc_vreg_data[2].vddp_data->set_voltage_sup = 1;
8522 sdcc_vreg_data[2].vddp_data->level = 2850000;
8523 sdcc_vreg_data[2].vddp_data->always_on = 1;
8524 sdcc_vreg_data[2].vddp_data->op_pwr_mode_sup = 1;
8525 /* Sleep current required is ~300 uA. But min. RPM
8526 * vote can be in terms of mA (min. 1 mA).
8527 * So let's vote for 2 mA during sleep.
8528 */
8529 sdcc_vreg_data[2].vddp_data->lpm_uA = 2000;
8530 /* Max. Active current required is 16 mA */
8531 sdcc_vreg_data[2].vddp_data->hpm_uA = 16000;
8532
8533 if (machine_is_msm8x60_fluid())
8534 msm8x60_sdc3_data.wpswitch = NULL;
8535 msm_add_sdcc(3, &msm8x60_sdc3_data);
8536#endif
8537#ifdef CONFIG_MMC_MSM_SDC4_SUPPORT
8538 /* SDCC4 : WLAN WCN1314 chip is connected */
8539 sdcc_vreg_data[3].vdd_data = &sdcc_vdd_reg_data[3];
8540 sdcc_vreg_data[3].vdd_data->reg_name = "8058_s3";
8541 sdcc_vreg_data[3].vdd_data->set_voltage_sup = 1;
8542 sdcc_vreg_data[3].vdd_data->level = 1800000;
8543
8544 sdcc_vreg_data[3].vccq_data = NULL;
8545
8546 msm_add_sdcc(4, &msm8x60_sdc4_data);
8547#endif
8548#ifdef CONFIG_MMC_MSM_SDC5_SUPPORT
8549 /*
8550 * MDM SDIO client is connected to SDC5 on charm SURF/FFA
8551 * and no card is connected on 8660 SURF/FFA/FLUID.
8552 */
8553 sdcc_vreg_data[4].vdd_data = &sdcc_vdd_reg_data[4];
8554 sdcc_vreg_data[4].vdd_data->reg_name = "8058_s3";
8555 sdcc_vreg_data[4].vdd_data->set_voltage_sup = 1;
8556 sdcc_vreg_data[4].vdd_data->level = 1800000;
8557
8558 sdcc_vreg_data[4].vccq_data = NULL;
8559
8560 if (machine_is_msm8x60_fusion())
8561 msm8x60_sdc5_data.msmsdcc_fmax = 24000000;
8562 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
8563#ifdef CONFIG_MMC_MSM_SDIO_SUPPORT
8564 msm8x60_sdc5_data.sdiowakeup_irq = gpio_to_irq(99);
8565 msm_sdcc_setup_gpio(5, 1);
8566#endif
8567 msm_add_sdcc(5, &msm8x60_sdc5_data);
8568 }
8569#endif
8570}
8571
8572#if !defined(CONFIG_GPIO_SX150X) && !defined(CONFIG_GPIO_SX150X_MODULE)
8573static inline void display_common_power(int on) {}
8574#else
8575
8576#define _GET_REGULATOR(var, name) do { \
8577 if (var == NULL) { \
8578 var = regulator_get(NULL, name); \
8579 if (IS_ERR(var)) { \
8580 pr_err("'%s' regulator not found, rc=%ld\n", \
8581 name, PTR_ERR(var)); \
8582 var = NULL; \
8583 } \
8584 } \
8585} while (0)
8586
8587static int dsub_regulator(int on)
8588{
8589 static struct regulator *dsub_reg;
8590 static struct regulator *mpp0_reg;
8591 static int dsub_reg_enabled;
8592 int rc = 0;
8593
8594 _GET_REGULATOR(dsub_reg, "8901_l3");
8595 if (IS_ERR(dsub_reg)) {
8596 printk(KERN_ERR "%s: failed to get reg 8901_l3 err=%ld",
8597 __func__, PTR_ERR(dsub_reg));
8598 return PTR_ERR(dsub_reg);
8599 }
8600
8601 _GET_REGULATOR(mpp0_reg, "8901_mpp0");
8602 if (IS_ERR(mpp0_reg)) {
8603 printk(KERN_ERR "%s: failed to get reg 8901_mpp0 err=%ld",
8604 __func__, PTR_ERR(mpp0_reg));
8605 return PTR_ERR(mpp0_reg);
8606 }
8607
8608 if (on && !dsub_reg_enabled) {
8609 rc = regulator_set_voltage(dsub_reg, 3300000, 3300000);
8610 if (rc) {
8611 printk(KERN_ERR "%s: failed to set reg 8901_l3 voltage"
8612 " err=%d", __func__, rc);
8613 goto dsub_regulator_err;
8614 }
8615 rc = regulator_enable(dsub_reg);
8616 if (rc) {
8617 printk(KERN_ERR "%s: failed to enable reg 8901_l3"
8618 " err=%d", __func__, rc);
8619 goto dsub_regulator_err;
8620 }
8621 rc = regulator_enable(mpp0_reg);
8622 if (rc) {
8623 printk(KERN_ERR "%s: failed to enable reg 8901_mpp0"
8624 " err=%d", __func__, rc);
8625 goto dsub_regulator_err;
8626 }
8627 dsub_reg_enabled = 1;
8628 } else if (!on && dsub_reg_enabled) {
8629 rc = regulator_disable(dsub_reg);
8630 if (rc)
8631 printk(KERN_WARNING "%s: failed to disable reg 8901_l3"
8632 " err=%d", __func__, rc);
8633 rc = regulator_disable(mpp0_reg);
8634 if (rc)
8635 printk(KERN_WARNING "%s: failed to disable reg "
8636 "8901_mpp0 err=%d", __func__, rc);
8637 dsub_reg_enabled = 0;
8638 }
8639
8640 return rc;
8641
8642dsub_regulator_err:
8643 regulator_put(mpp0_reg);
8644 regulator_put(dsub_reg);
8645 return rc;
8646}
8647
8648static int display_power_on;
8649static void setup_display_power(void)
8650{
8651 if (display_power_on)
8652 if (lcdc_vga_enabled) {
8653 dsub_regulator(1);
8654 gpio_set_value_cansleep(GPIO_LVDS_SHUTDOWN_N, 0);
8655 gpio_set_value_cansleep(GPIO_BACKLIGHT_EN, 0);
8656 if (machine_is_msm8x60_ffa() ||
8657 machine_is_msm8x60_fusn_ffa())
8658 gpio_set_value_cansleep(GPIO_DONGLE_PWR_EN, 1);
8659 } else {
8660 dsub_regulator(0);
8661 gpio_set_value_cansleep(GPIO_LVDS_SHUTDOWN_N, 1);
8662 gpio_set_value_cansleep(GPIO_BACKLIGHT_EN, 1);
8663 if (machine_is_msm8x60_ffa() ||
8664 machine_is_msm8x60_fusn_ffa())
8665 gpio_set_value_cansleep(GPIO_DONGLE_PWR_EN, 0);
8666 }
8667 else {
8668 dsub_regulator(0);
8669 if (machine_is_msm8x60_ffa() || machine_is_msm8x60_fusn_ffa())
8670 gpio_set_value_cansleep(GPIO_DONGLE_PWR_EN, 0);
8671 /* BACKLIGHT */
8672 gpio_set_value_cansleep(GPIO_BACKLIGHT_EN, 0);
8673 /* LVDS */
8674 gpio_set_value_cansleep(GPIO_LVDS_SHUTDOWN_N, 0);
8675 }
8676}
8677
8678#define _GET_REGULATOR(var, name) do { \
8679 if (var == NULL) { \
8680 var = regulator_get(NULL, name); \
8681 if (IS_ERR(var)) { \
8682 pr_err("'%s' regulator not found, rc=%ld\n", \
8683 name, PTR_ERR(var)); \
8684 var = NULL; \
8685 } \
8686 } \
8687} while (0)
8688
8689#define GPIO_RESX_N (GPIO_EXPANDER_GPIO_BASE + 2)
8690
8691static void display_common_power(int on)
8692{
8693 int rc;
8694 static struct regulator *display_reg;
8695
8696 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
8697 machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa()) {
8698 if (on) {
8699 /* LVDS */
8700 _GET_REGULATOR(display_reg, "8901_l2");
8701 if (!display_reg)
8702 return;
8703 rc = regulator_set_voltage(display_reg,
8704 3300000, 3300000);
8705 if (rc)
8706 goto out;
8707 rc = regulator_enable(display_reg);
8708 if (rc)
8709 goto out;
8710 rc = gpio_request(GPIO_LVDS_SHUTDOWN_N,
8711 "LVDS_STDN_OUT_N");
8712 if (rc) {
8713 printk(KERN_ERR "%s: LVDS gpio %d request"
8714 "failed\n", __func__,
8715 GPIO_LVDS_SHUTDOWN_N);
8716 goto out2;
8717 }
8718
8719 /* BACKLIGHT */
8720 rc = gpio_request(GPIO_BACKLIGHT_EN, "BACKLIGHT_EN");
8721 if (rc) {
8722 printk(KERN_ERR "%s: BACKLIGHT gpio %d request"
8723 "failed\n", __func__,
8724 GPIO_BACKLIGHT_EN);
8725 goto out3;
8726 }
8727
8728 if (machine_is_msm8x60_ffa() ||
8729 machine_is_msm8x60_fusn_ffa()) {
8730 rc = gpio_request(GPIO_DONGLE_PWR_EN,
8731 "DONGLE_PWR_EN");
8732 if (rc) {
8733 printk(KERN_ERR "%s: DONGLE_PWR_EN gpio"
8734 " %d request failed\n", __func__,
8735 GPIO_DONGLE_PWR_EN);
8736 goto out4;
8737 }
8738 }
8739
8740 gpio_direction_output(GPIO_LVDS_SHUTDOWN_N, 0);
8741 gpio_direction_output(GPIO_BACKLIGHT_EN, 0);
8742 if (machine_is_msm8x60_ffa() ||
8743 machine_is_msm8x60_fusn_ffa())
8744 gpio_direction_output(GPIO_DONGLE_PWR_EN, 0);
8745 mdelay(20);
8746 display_power_on = 1;
8747 setup_display_power();
8748 } else {
8749 if (display_power_on) {
8750 display_power_on = 0;
8751 setup_display_power();
8752 mdelay(20);
8753 if (machine_is_msm8x60_ffa() ||
8754 machine_is_msm8x60_fusn_ffa())
8755 gpio_free(GPIO_DONGLE_PWR_EN);
8756 goto out4;
8757 }
8758 }
8759 }
8760#if defined(CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT) || \
8761 defined(CONFIG_FB_MSM_LCDC_AUO_WVGA)
8762 else if (machine_is_msm8x60_fluid()) {
8763 static struct regulator *fluid_reg;
8764 static struct regulator *fluid_reg2;
8765
8766 if (on) {
8767 _GET_REGULATOR(fluid_reg, "8901_l2");
8768 if (!fluid_reg)
8769 return;
8770 _GET_REGULATOR(fluid_reg2, "8058_s3");
8771 if (!fluid_reg2) {
8772 regulator_put(fluid_reg);
8773 return;
8774 }
8775 rc = gpio_request(GPIO_RESX_N, "RESX_N");
8776 if (rc) {
8777 regulator_put(fluid_reg2);
8778 regulator_put(fluid_reg);
8779 return;
8780 }
8781 regulator_set_voltage(fluid_reg, 2850000, 2850000);
8782 regulator_set_voltage(fluid_reg2, 1800000, 1800000);
8783 regulator_enable(fluid_reg);
8784 regulator_enable(fluid_reg2);
8785 msleep(20);
8786 gpio_direction_output(GPIO_RESX_N, 0);
8787 udelay(10);
8788 gpio_set_value_cansleep(GPIO_RESX_N, 1);
8789 display_power_on = 1;
8790 setup_display_power();
8791 } else {
8792 gpio_set_value_cansleep(GPIO_RESX_N, 0);
8793 gpio_free(GPIO_RESX_N);
8794 msleep(20);
8795 regulator_disable(fluid_reg2);
8796 regulator_disable(fluid_reg);
8797 regulator_put(fluid_reg2);
8798 regulator_put(fluid_reg);
8799 display_power_on = 0;
8800 setup_display_power();
8801 fluid_reg = NULL;
8802 fluid_reg2 = NULL;
8803 }
8804 }
8805#endif
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -04008806#if defined(CONFIG_FB_MSM_LCDC_NT35582_WVGA)
8807 else if (machine_is_msm8x60_dragon()) {
8808 static struct regulator *dragon_reg;
8809 static struct regulator *dragon_reg2;
8810
8811 if (on) {
8812 _GET_REGULATOR(dragon_reg, "8901_l2");
8813 if (!dragon_reg)
8814 return;
8815 _GET_REGULATOR(dragon_reg2, "8058_l16");
8816 if (!dragon_reg2) {
8817 regulator_put(dragon_reg);
8818 dragon_reg = NULL;
8819 return;
8820 }
8821
8822 rc = gpio_request(GPIO_NT35582_BL_EN, "lcdc_bl_en");
8823 if (rc) {
8824 pr_err("%s: gpio %d request failed with rc=%d\n",
8825 __func__, GPIO_NT35582_BL_EN, rc);
8826 regulator_put(dragon_reg);
8827 regulator_put(dragon_reg2);
8828 dragon_reg = NULL;
8829 dragon_reg2 = NULL;
8830 return;
8831 }
8832
8833 if (gpio_tlmm_config(GPIO_CFG(GPIO_NT35582_RESET, 0,
8834 GPIO_CFG_OUTPUT, GPIO_CFG_PULL_DOWN,
8835 GPIO_CFG_16MA), GPIO_CFG_ENABLE)) {
8836 pr_err("%s: config gpio '%d' failed!\n",
8837 __func__, GPIO_NT35582_RESET);
8838 gpio_free(GPIO_NT35582_BL_EN);
8839 regulator_put(dragon_reg);
8840 regulator_put(dragon_reg2);
8841 dragon_reg = NULL;
8842 dragon_reg2 = NULL;
8843 return;
8844 }
8845
8846 rc = gpio_request(GPIO_NT35582_RESET, "lcdc_reset");
8847 if (rc) {
8848 pr_err("%s: unable to request gpio %d (rc=%d)\n",
8849 __func__, GPIO_NT35582_RESET, rc);
8850 gpio_free(GPIO_NT35582_BL_EN);
8851 regulator_put(dragon_reg);
8852 regulator_put(dragon_reg2);
8853 dragon_reg = NULL;
8854 dragon_reg2 = NULL;
8855 return;
8856 }
8857
8858 regulator_set_voltage(dragon_reg, 3300000, 3300000);
8859 regulator_set_voltage(dragon_reg2, 1800000, 1800000);
8860 regulator_enable(dragon_reg);
8861 regulator_enable(dragon_reg2);
8862 msleep(20);
8863
8864 gpio_set_value_cansleep(GPIO_NT35582_RESET, 1);
8865 msleep(20);
8866 gpio_set_value_cansleep(GPIO_NT35582_RESET, 0);
8867 msleep(20);
8868 gpio_set_value_cansleep(GPIO_NT35582_RESET, 1);
8869 msleep(50);
8870
8871 gpio_set_value_cansleep(GPIO_NT35582_BL_EN, 1);
8872
8873 display_power_on = 1;
8874 } else if ((dragon_reg != NULL) && (dragon_reg2 != NULL)) {
8875 gpio_free(GPIO_NT35582_RESET);
8876 gpio_free(GPIO_NT35582_BL_EN);
8877 regulator_disable(dragon_reg2);
8878 regulator_disable(dragon_reg);
8879 regulator_put(dragon_reg2);
8880 regulator_put(dragon_reg);
8881 display_power_on = 0;
8882 dragon_reg = NULL;
8883 dragon_reg2 = NULL;
8884 }
8885 }
8886#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07008887 return;
8888
8889out4:
8890 gpio_free(GPIO_BACKLIGHT_EN);
8891out3:
8892 gpio_free(GPIO_LVDS_SHUTDOWN_N);
8893out2:
8894 regulator_disable(display_reg);
8895out:
8896 regulator_put(display_reg);
8897 display_reg = NULL;
8898}
8899#undef _GET_REGULATOR
8900#endif
8901
8902static int mipi_dsi_panel_power(int on);
8903
8904#define LCDC_NUM_GPIO 28
8905#define LCDC_GPIO_START 0
8906
8907static void lcdc_samsung_panel_power(int on)
8908{
8909 int n, ret = 0;
8910
8911 display_common_power(on);
8912
8913 for (n = 0; n < LCDC_NUM_GPIO; n++) {
8914 if (on) {
8915 ret = gpio_request(LCDC_GPIO_START + n, "LCDC_GPIO");
8916 if (unlikely(ret)) {
8917 pr_err("%s not able to get gpio\n", __func__);
8918 break;
8919 }
8920 } else
8921 gpio_free(LCDC_GPIO_START + n);
8922 }
8923
8924 if (ret) {
8925 for (n--; n >= 0; n--)
8926 gpio_free(LCDC_GPIO_START + n);
8927 }
8928
8929 mipi_dsi_panel_power(0); /* set 8058_ldo0 to LPM */
8930}
8931
8932#ifdef CONFIG_FB_MSM_HDMI_MSM_PANEL
8933#define _GET_REGULATOR(var, name) do { \
8934 var = regulator_get(NULL, name); \
8935 if (IS_ERR(var)) { \
8936 pr_err("'%s' regulator not found, rc=%ld\n", \
8937 name, IS_ERR(var)); \
8938 var = NULL; \
8939 return -ENODEV; \
8940 } \
8941} while (0)
8942
8943static int hdmi_enable_5v(int on)
8944{
8945 static struct regulator *reg_8901_hdmi_mvs; /* HDMI_5V */
8946 static struct regulator *reg_8901_mpp0; /* External 5V */
8947 static int prev_on;
8948 int rc;
8949
8950 if (on == prev_on)
8951 return 0;
8952
8953 if (!reg_8901_hdmi_mvs)
8954 _GET_REGULATOR(reg_8901_hdmi_mvs, "8901_hdmi_mvs");
8955 if (!reg_8901_mpp0)
8956 _GET_REGULATOR(reg_8901_mpp0, "8901_mpp0");
8957
8958 if (on) {
8959 rc = regulator_enable(reg_8901_mpp0);
8960 if (rc) {
8961 pr_err("'%s' regulator enable failed, rc=%d\n",
8962 "reg_8901_mpp0", rc);
8963 return rc;
8964 }
8965 rc = regulator_enable(reg_8901_hdmi_mvs);
8966 if (rc) {
8967 pr_err("'%s' regulator enable failed, rc=%d\n",
8968 "8901_hdmi_mvs", rc);
8969 return rc;
8970 }
8971 pr_info("%s(on): success\n", __func__);
8972 } else {
8973 rc = regulator_disable(reg_8901_hdmi_mvs);
8974 if (rc)
8975 pr_warning("'%s' regulator disable failed, rc=%d\n",
8976 "8901_hdmi_mvs", rc);
8977 rc = regulator_disable(reg_8901_mpp0);
8978 if (rc)
8979 pr_warning("'%s' regulator disable failed, rc=%d\n",
8980 "reg_8901_mpp0", rc);
8981 pr_info("%s(off): success\n", __func__);
8982 }
8983
8984 prev_on = on;
8985
8986 return 0;
8987}
8988
8989static int hdmi_core_power(int on, int show)
8990{
8991 static struct regulator *reg_8058_l16; /* VDD_HDMI */
8992 static int prev_on;
8993 int rc;
8994
8995 if (on == prev_on)
8996 return 0;
8997
8998 if (!reg_8058_l16)
8999 _GET_REGULATOR(reg_8058_l16, "8058_l16");
9000
9001 if (on) {
9002 rc = regulator_set_voltage(reg_8058_l16, 1800000, 1800000);
9003 if (!rc)
9004 rc = regulator_enable(reg_8058_l16);
9005 if (rc) {
9006 pr_err("'%s' regulator enable failed, rc=%d\n",
9007 "8058_l16", rc);
9008 return rc;
9009 }
9010 rc = gpio_request(170, "HDMI_DDC_CLK");
9011 if (rc) {
9012 pr_err("'%s'(%d) gpio_request failed, rc=%d\n",
9013 "HDMI_DDC_CLK", 170, rc);
9014 goto error1;
9015 }
9016 rc = gpio_request(171, "HDMI_DDC_DATA");
9017 if (rc) {
9018 pr_err("'%s'(%d) gpio_request failed, rc=%d\n",
9019 "HDMI_DDC_DATA", 171, rc);
9020 goto error2;
9021 }
9022 rc = gpio_request(172, "HDMI_HPD");
9023 if (rc) {
9024 pr_err("'%s'(%d) gpio_request failed, rc=%d\n",
9025 "HDMI_HPD", 172, rc);
9026 goto error3;
9027 }
9028 pr_info("%s(on): success\n", __func__);
9029 } else {
9030 gpio_free(170);
9031 gpio_free(171);
9032 gpio_free(172);
9033 rc = regulator_disable(reg_8058_l16);
9034 if (rc)
9035 pr_warning("'%s' regulator disable failed, rc=%d\n",
9036 "8058_l16", rc);
9037 pr_info("%s(off): success\n", __func__);
9038 }
9039
9040 prev_on = on;
9041
9042 return 0;
9043
9044error3:
9045 gpio_free(171);
9046error2:
9047 gpio_free(170);
9048error1:
9049 regulator_disable(reg_8058_l16);
9050 return rc;
9051}
9052
9053static int hdmi_cec_power(int on)
9054{
9055 static struct regulator *reg_8901_l3; /* HDMI_CEC */
9056 static int prev_on;
9057 int rc;
9058
9059 if (on == prev_on)
9060 return 0;
9061
9062 if (!reg_8901_l3)
9063 _GET_REGULATOR(reg_8901_l3, "8901_l3");
9064
9065 if (on) {
9066 rc = regulator_set_voltage(reg_8901_l3, 3300000, 3300000);
9067 if (!rc)
9068 rc = regulator_enable(reg_8901_l3);
9069 if (rc) {
9070 pr_err("'%s' regulator enable failed, rc=%d\n",
9071 "8901_l3", rc);
9072 return rc;
9073 }
9074 rc = gpio_request(169, "HDMI_CEC_VAR");
9075 if (rc) {
9076 pr_err("'%s'(%d) gpio_request failed, rc=%d\n",
9077 "HDMI_CEC_VAR", 169, rc);
9078 goto error;
9079 }
9080 pr_info("%s(on): success\n", __func__);
9081 } else {
9082 gpio_free(169);
9083 rc = regulator_disable(reg_8901_l3);
9084 if (rc)
9085 pr_warning("'%s' regulator disable failed, rc=%d\n",
9086 "8901_l3", rc);
9087 pr_info("%s(off): success\n", __func__);
9088 }
9089
9090 prev_on = on;
9091
9092 return 0;
9093error:
9094 regulator_disable(reg_8901_l3);
9095 return rc;
9096}
9097
9098#undef _GET_REGULATOR
9099
9100#endif /* CONFIG_FB_MSM_HDMI_MSM_PANEL */
9101
9102static int lcdc_panel_power(int on)
9103{
9104 int flag_on = !!on;
9105 static int lcdc_power_save_on;
9106
9107 if (lcdc_power_save_on == flag_on)
9108 return 0;
9109
9110 lcdc_power_save_on = flag_on;
9111
9112 lcdc_samsung_panel_power(on);
9113
9114 return 0;
9115}
9116
9117#ifdef CONFIG_MSM_BUS_SCALING
Nagamalleswararao Ganji5fabbd62011-11-06 23:10:43 -08009118
9119static struct msm_bus_vectors rotator_init_vectors[] = {
9120 {
9121 .src = MSM_BUS_MASTER_ROTATOR,
9122 .dst = MSM_BUS_SLAVE_SMI,
9123 .ab = 0,
9124 .ib = 0,
9125 },
9126 {
9127 .src = MSM_BUS_MASTER_ROTATOR,
9128 .dst = MSM_BUS_SLAVE_EBI_CH0,
9129 .ab = 0,
9130 .ib = 0,
9131 },
9132};
9133
9134static struct msm_bus_vectors rotator_ui_vectors[] = {
9135 {
9136 .src = MSM_BUS_MASTER_ROTATOR,
9137 .dst = MSM_BUS_SLAVE_SMI,
9138 .ab = 0,
9139 .ib = 0,
9140 },
9141 {
9142 .src = MSM_BUS_MASTER_ROTATOR,
9143 .dst = MSM_BUS_SLAVE_EBI_CH0,
9144 .ab = (1024 * 600 * 4 * 2 * 60),
9145 .ib = (1024 * 600 * 4 * 2 * 60 * 1.5),
9146 },
9147};
9148
9149static struct msm_bus_vectors rotator_vga_vectors[] = {
9150 {
9151 .src = MSM_BUS_MASTER_ROTATOR,
9152 .dst = MSM_BUS_SLAVE_SMI,
9153 .ab = (640 * 480 * 2 * 2 * 30),
9154 .ib = (640 * 480 * 2 * 2 * 30 * 1.5),
9155 },
9156 {
9157 .src = MSM_BUS_MASTER_ROTATOR,
9158 .dst = MSM_BUS_SLAVE_EBI_CH0,
9159 .ab = (640 * 480 * 2 * 2 * 30),
9160 .ib = (640 * 480 * 2 * 2 * 30 * 1.5),
9161 },
9162};
9163
9164static struct msm_bus_vectors rotator_720p_vectors[] = {
9165 {
9166 .src = MSM_BUS_MASTER_ROTATOR,
9167 .dst = MSM_BUS_SLAVE_SMI,
9168 .ab = (1280 * 736 * 2 * 2 * 30),
9169 .ib = (1280 * 736 * 2 * 2 * 30 * 1.5),
9170 },
9171 {
9172 .src = MSM_BUS_MASTER_ROTATOR,
9173 .dst = MSM_BUS_SLAVE_EBI_CH0,
9174 .ab = (1280 * 736 * 2 * 2 * 30),
9175 .ib = (1280 * 736 * 2 * 2 * 30 * 1.5),
9176 },
9177};
9178
9179static struct msm_bus_vectors rotator_1080p_vectors[] = {
9180 {
9181 .src = MSM_BUS_MASTER_ROTATOR,
9182 .dst = MSM_BUS_SLAVE_SMI,
9183 .ab = (1920 * 1088 * 2 * 2 * 30),
9184 .ib = (1920 * 1088 * 2 * 2 * 30 * 1.5),
9185 },
9186 {
9187 .src = MSM_BUS_MASTER_ROTATOR,
9188 .dst = MSM_BUS_SLAVE_EBI_CH0,
9189 .ab = (1920 * 1088 * 2 * 2 * 30),
9190 .ib = (1920 * 1088 * 2 * 2 * 30 * 1.5),
9191 },
9192};
9193
9194static struct msm_bus_paths rotator_bus_scale_usecases[] = {
9195 {
9196 ARRAY_SIZE(rotator_init_vectors),
9197 rotator_init_vectors,
9198 },
9199 {
9200 ARRAY_SIZE(rotator_ui_vectors),
9201 rotator_ui_vectors,
9202 },
9203 {
9204 ARRAY_SIZE(rotator_vga_vectors),
9205 rotator_vga_vectors,
9206 },
9207 {
9208 ARRAY_SIZE(rotator_720p_vectors),
9209 rotator_720p_vectors,
9210 },
9211 {
9212 ARRAY_SIZE(rotator_1080p_vectors),
9213 rotator_1080p_vectors,
9214 },
9215};
9216
9217struct msm_bus_scale_pdata rotator_bus_scale_pdata = {
9218 rotator_bus_scale_usecases,
9219 ARRAY_SIZE(rotator_bus_scale_usecases),
9220 .name = "rotator",
9221};
9222
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009223static struct msm_bus_vectors mdp_init_vectors[] = {
9224 /* For now, 0th array entry is reserved.
9225 * Please leave 0 as is and don't use it
9226 */
9227 {
9228 .src = MSM_BUS_MASTER_MDP_PORT0,
9229 .dst = MSM_BUS_SLAVE_SMI,
9230 .ab = 0,
9231 .ib = 0,
9232 },
9233 /* Master and slaves can be from different fabrics */
9234 {
9235 .src = MSM_BUS_MASTER_MDP_PORT0,
9236 .dst = MSM_BUS_SLAVE_EBI_CH0,
9237 .ab = 0,
9238 .ib = 0,
9239 },
9240};
9241
Ravishangar Kalyanam75f37322011-10-14 12:15:40 -07009242#ifdef CONFIG_FB_MSM_LCDC_DSUB
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009243static struct msm_bus_vectors mdp_sd_smi_vectors[] = {
9244 /* Default case static display/UI/2d/3d if FB SMI */
9245 {
9246 .src = MSM_BUS_MASTER_MDP_PORT0,
9247 .dst = MSM_BUS_SLAVE_SMI,
9248 .ab = 388800000,
9249 .ib = 486000000,
9250 },
9251 /* Master and slaves can be from different fabrics */
9252 {
9253 .src = MSM_BUS_MASTER_MDP_PORT0,
9254 .dst = MSM_BUS_SLAVE_EBI_CH0,
9255 .ab = 0,
9256 .ib = 0,
9257 },
9258};
9259
9260static struct msm_bus_vectors mdp_sd_ebi_vectors[] = {
9261 /* Default case static display/UI/2d/3d if FB SMI */
9262 {
9263 .src = MSM_BUS_MASTER_MDP_PORT0,
9264 .dst = MSM_BUS_SLAVE_SMI,
9265 .ab = 0,
9266 .ib = 0,
9267 },
9268 /* Master and slaves can be from different fabrics */
9269 {
9270 .src = MSM_BUS_MASTER_MDP_PORT0,
9271 .dst = MSM_BUS_SLAVE_EBI_CH0,
9272 .ab = 388800000,
9273 .ib = 486000000 * 2,
9274 },
9275};
9276static struct msm_bus_vectors mdp_vga_vectors[] = {
9277 /* VGA and less video */
9278 {
9279 .src = MSM_BUS_MASTER_MDP_PORT0,
9280 .dst = MSM_BUS_SLAVE_SMI,
9281 .ab = 458092800,
9282 .ib = 572616000,
9283 },
9284 {
9285 .src = MSM_BUS_MASTER_MDP_PORT0,
9286 .dst = MSM_BUS_SLAVE_EBI_CH0,
9287 .ab = 458092800,
9288 .ib = 572616000 * 2,
9289 },
9290};
9291static struct msm_bus_vectors mdp_720p_vectors[] = {
9292 /* 720p and less video */
9293 {
9294 .src = MSM_BUS_MASTER_MDP_PORT0,
9295 .dst = MSM_BUS_SLAVE_SMI,
9296 .ab = 471744000,
9297 .ib = 589680000,
9298 },
9299 /* Master and slaves can be from different fabrics */
9300 {
9301 .src = MSM_BUS_MASTER_MDP_PORT0,
9302 .dst = MSM_BUS_SLAVE_EBI_CH0,
9303 .ab = 471744000,
9304 .ib = 589680000 * 2,
9305 },
9306};
9307
9308static struct msm_bus_vectors mdp_1080p_vectors[] = {
9309 /* 1080p and less video */
9310 {
9311 .src = MSM_BUS_MASTER_MDP_PORT0,
9312 .dst = MSM_BUS_SLAVE_SMI,
9313 .ab = 575424000,
9314 .ib = 719280000,
9315 },
9316 /* Master and slaves can be from different fabrics */
9317 {
9318 .src = MSM_BUS_MASTER_MDP_PORT0,
9319 .dst = MSM_BUS_SLAVE_EBI_CH0,
9320 .ab = 575424000,
9321 .ib = 719280000 * 2,
9322 },
9323};
9324
9325#else
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009326static struct msm_bus_vectors mdp_sd_smi_vectors[] = {
9327 /* Default case static display/UI/2d/3d if FB SMI */
9328 {
9329 .src = MSM_BUS_MASTER_MDP_PORT0,
9330 .dst = MSM_BUS_SLAVE_SMI,
9331 .ab = 175110000,
9332 .ib = 218887500,
9333 },
9334 /* Master and slaves can be from different fabrics */
9335 {
9336 .src = MSM_BUS_MASTER_MDP_PORT0,
9337 .dst = MSM_BUS_SLAVE_EBI_CH0,
9338 .ab = 0,
9339 .ib = 0,
9340 },
9341};
9342
9343static struct msm_bus_vectors mdp_sd_ebi_vectors[] = {
9344 /* Default case static display/UI/2d/3d if FB SMI */
9345 {
9346 .src = MSM_BUS_MASTER_MDP_PORT0,
9347 .dst = MSM_BUS_SLAVE_SMI,
9348 .ab = 0,
9349 .ib = 0,
9350 },
9351 /* Master and slaves can be from different fabrics */
9352 {
9353 .src = MSM_BUS_MASTER_MDP_PORT0,
9354 .dst = MSM_BUS_SLAVE_EBI_CH0,
9355 .ab = 216000000,
9356 .ib = 270000000 * 2,
9357 },
9358};
9359static struct msm_bus_vectors mdp_vga_vectors[] = {
9360 /* VGA and less video */
9361 {
9362 .src = MSM_BUS_MASTER_MDP_PORT0,
9363 .dst = MSM_BUS_SLAVE_SMI,
9364 .ab = 216000000,
9365 .ib = 270000000,
9366 },
9367 {
9368 .src = MSM_BUS_MASTER_MDP_PORT0,
9369 .dst = MSM_BUS_SLAVE_EBI_CH0,
9370 .ab = 216000000,
9371 .ib = 270000000 * 2,
9372 },
9373};
9374
9375static struct msm_bus_vectors mdp_720p_vectors[] = {
9376 /* 720p and less video */
9377 {
9378 .src = MSM_BUS_MASTER_MDP_PORT0,
9379 .dst = MSM_BUS_SLAVE_SMI,
9380 .ab = 230400000,
9381 .ib = 288000000,
9382 },
9383 /* Master and slaves can be from different fabrics */
9384 {
9385 .src = MSM_BUS_MASTER_MDP_PORT0,
9386 .dst = MSM_BUS_SLAVE_EBI_CH0,
9387 .ab = 230400000,
9388 .ib = 288000000 * 2,
9389 },
9390};
9391
9392static struct msm_bus_vectors mdp_1080p_vectors[] = {
9393 /* 1080p and less video */
9394 {
9395 .src = MSM_BUS_MASTER_MDP_PORT0,
9396 .dst = MSM_BUS_SLAVE_SMI,
9397 .ab = 334080000,
9398 .ib = 417600000,
9399 },
9400 /* Master and slaves can be from different fabrics */
9401 {
9402 .src = MSM_BUS_MASTER_MDP_PORT0,
9403 .dst = MSM_BUS_SLAVE_EBI_CH0,
9404 .ab = 334080000,
Ravishangar Kalyanam731beb92011-07-07 18:27:32 -07009405 .ib = 550000000 * 2,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009406 },
9407};
9408
9409#endif
9410static struct msm_bus_paths mdp_bus_scale_usecases[] = {
9411 {
9412 ARRAY_SIZE(mdp_init_vectors),
9413 mdp_init_vectors,
9414 },
9415 {
9416 ARRAY_SIZE(mdp_sd_smi_vectors),
9417 mdp_sd_smi_vectors,
9418 },
9419 {
9420 ARRAY_SIZE(mdp_sd_ebi_vectors),
9421 mdp_sd_ebi_vectors,
9422 },
9423 {
9424 ARRAY_SIZE(mdp_vga_vectors),
9425 mdp_vga_vectors,
9426 },
9427 {
9428 ARRAY_SIZE(mdp_720p_vectors),
9429 mdp_720p_vectors,
9430 },
9431 {
9432 ARRAY_SIZE(mdp_1080p_vectors),
9433 mdp_1080p_vectors,
9434 },
9435};
9436static struct msm_bus_scale_pdata mdp_bus_scale_pdata = {
9437 mdp_bus_scale_usecases,
9438 ARRAY_SIZE(mdp_bus_scale_usecases),
9439 .name = "mdp",
9440};
9441
9442#endif
9443#ifdef CONFIG_MSM_BUS_SCALING
9444static struct msm_bus_vectors dtv_bus_init_vectors[] = {
9445 /* For now, 0th array entry is reserved.
9446 * Please leave 0 as is and don't use it
9447 */
9448 {
9449 .src = MSM_BUS_MASTER_MDP_PORT0,
9450 .dst = MSM_BUS_SLAVE_SMI,
9451 .ab = 0,
9452 .ib = 0,
9453 },
9454 /* Master and slaves can be from different fabrics */
9455 {
9456 .src = MSM_BUS_MASTER_MDP_PORT0,
9457 .dst = MSM_BUS_SLAVE_EBI_CH0,
9458 .ab = 0,
9459 .ib = 0,
9460 },
9461};
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08009462
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009463static struct msm_bus_vectors dtv_bus_def_vectors[] = {
9464 /* For now, 0th array entry is reserved.
9465 * Please leave 0 as is and don't use it
9466 */
9467 {
9468 .src = MSM_BUS_MASTER_MDP_PORT0,
9469 .dst = MSM_BUS_SLAVE_SMI,
9470 .ab = 566092800,
9471 .ib = 707616000,
9472 },
9473 /* Master and slaves can be from different fabrics */
9474 {
9475 .src = MSM_BUS_MASTER_MDP_PORT0,
9476 .dst = MSM_BUS_SLAVE_EBI_CH0,
9477 .ab = 566092800,
9478 .ib = 707616000,
9479 },
9480};
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08009481
9482static struct msm_bus_vectors dtv_bus_hdmi_prim_vectors[] = {
9483 /* For now, 0th array entry is reserved.
9484 * Please leave 0 as is and don't use it
9485 */
9486 {
9487 .src = MSM_BUS_MASTER_MDP_PORT0,
9488 .dst = MSM_BUS_SLAVE_SMI,
9489 .ab = 2000000000,
9490 .ib = 2000000000,
9491 },
9492 /* Master and slaves can be from different fabrics */
9493 {
9494 .src = MSM_BUS_MASTER_MDP_PORT0,
9495 .dst = MSM_BUS_SLAVE_EBI_CH0,
9496 .ab = 2000000000,
9497 .ib = 2000000000,
9498 },
9499};
9500
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009501static struct msm_bus_paths dtv_bus_scale_usecases[] = {
9502 {
9503 ARRAY_SIZE(dtv_bus_init_vectors),
9504 dtv_bus_init_vectors,
9505 },
9506 {
9507 ARRAY_SIZE(dtv_bus_def_vectors),
9508 dtv_bus_def_vectors,
9509 },
9510};
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08009511
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009512static struct msm_bus_scale_pdata dtv_bus_scale_pdata = {
9513 dtv_bus_scale_usecases,
9514 ARRAY_SIZE(dtv_bus_scale_usecases),
9515 .name = "dtv",
9516};
9517
9518static struct lcdc_platform_data dtv_pdata = {
9519 .bus_scale_table = &dtv_bus_scale_pdata,
9520};
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08009521
9522static struct msm_bus_paths dtv_hdmi_prim_bus_scale_usecases[] = {
9523 {
9524 ARRAY_SIZE(dtv_bus_init_vectors),
9525 dtv_bus_init_vectors,
9526 },
9527 {
9528 ARRAY_SIZE(dtv_bus_hdmi_prim_vectors),
9529 dtv_bus_hdmi_prim_vectors,
9530 },
9531};
9532
9533static struct msm_bus_scale_pdata dtv_hdmi_prim_bus_scale_pdata = {
9534 dtv_hdmi_prim_bus_scale_usecases,
9535 ARRAY_SIZE(dtv_hdmi_prim_bus_scale_usecases),
9536 .name = "dtv",
9537};
9538
9539static struct lcdc_platform_data dtv_hdmi_prim_pdata = {
9540 .bus_scale_table = &dtv_hdmi_prim_bus_scale_pdata,
9541};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009542#endif
9543
9544
9545static struct lcdc_platform_data lcdc_pdata = {
9546 .lcdc_power_save = lcdc_panel_power,
9547};
9548
9549
9550#define MDP_VSYNC_GPIO 28
9551
9552/*
9553 * MIPI_DSI only use 8058_LDO0 which need always on
9554 * therefore it need to be put at low power mode if
9555 * it was not used instead of turn it off.
9556 */
9557static int mipi_dsi_panel_power(int on)
9558{
9559 int flag_on = !!on;
9560 static int mipi_dsi_power_save_on;
9561 static struct regulator *ldo0;
9562 int rc = 0;
9563
9564 if (mipi_dsi_power_save_on == flag_on)
9565 return 0;
9566
9567 mipi_dsi_power_save_on = flag_on;
9568
9569 if (ldo0 == NULL) { /* init */
9570 ldo0 = regulator_get(NULL, "8058_l0");
9571 if (IS_ERR(ldo0)) {
9572 pr_debug("%s: LDO0 failed\n", __func__);
9573 rc = PTR_ERR(ldo0);
9574 return rc;
9575 }
9576
9577 rc = regulator_set_voltage(ldo0, 1200000, 1200000);
9578 if (rc)
9579 goto out;
9580
9581 rc = regulator_enable(ldo0);
9582 if (rc)
9583 goto out;
9584 }
9585
9586 if (on) {
9587 /* set ldo0 to HPM */
9588 rc = regulator_set_optimum_mode(ldo0, 100000);
9589 if (rc < 0)
9590 goto out;
9591 } else {
9592 /* set ldo0 to LPM */
Padmanabhan Komanduru0b478ff2011-11-22 19:15:40 +05309593 rc = regulator_set_optimum_mode(ldo0, 1000);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009594 if (rc < 0)
9595 goto out;
9596 }
9597
9598 return 0;
9599out:
9600 regulator_disable(ldo0);
9601 regulator_put(ldo0);
9602 ldo0 = NULL;
9603 return rc;
9604}
9605
9606static struct mipi_dsi_platform_data mipi_dsi_pdata = {
9607 .vsync_gpio = MDP_VSYNC_GPIO,
9608 .dsi_power_save = mipi_dsi_panel_power,
9609};
9610
9611#ifdef CONFIG_FB_MSM_TVOUT
9612static struct regulator *reg_8058_l13;
9613
9614static int atv_dac_power(int on)
9615{
9616 int rc = 0;
9617 #define _GET_REGULATOR(var, name) do { \
9618 var = regulator_get(NULL, name); \
9619 if (IS_ERR(var)) { \
9620 pr_info("'%s' regulator not found, rc=%ld\n", \
9621 name, IS_ERR(var)); \
9622 var = NULL; \
9623 return -ENODEV; \
9624 } \
9625 } while (0)
9626
9627 if (!reg_8058_l13)
9628 _GET_REGULATOR(reg_8058_l13, "8058_l13");
9629 #undef _GET_REGULATOR
9630
9631 if (on) {
9632 rc = regulator_set_voltage(reg_8058_l13, 2050000, 2050000);
9633 if (rc) {
9634 pr_info("%s: '%s' regulator set voltage failed,\
9635 rc=%d\n", __func__, "8058_l13", rc);
9636 return rc;
9637 }
9638
9639 rc = regulator_enable(reg_8058_l13);
9640 if (rc) {
9641 pr_err("%s: '%s' regulator enable failed,\
9642 rc=%d\n", __func__, "8058_l13", rc);
9643 return rc;
9644 }
9645 } else {
9646 rc = regulator_force_disable(reg_8058_l13);
9647 if (rc)
9648 pr_warning("%s: '%s' regulator disable failed, rc=%d\n",
9649 __func__, "8058_l13", rc);
9650 }
9651 return rc;
9652
9653}
9654#endif
9655
9656#ifdef CONFIG_FB_MSM_MIPI_DSI
9657int mdp_core_clk_rate_table[] = {
9658 85330000,
Huaibin Yang1f180ee2012-01-30 16:23:06 -08009659 128000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009660 160000000,
9661 200000000,
9662};
9663#else
9664int mdp_core_clk_rate_table[] = {
9665 59080000,
Huaibin Yang1f180ee2012-01-30 16:23:06 -08009666 128000000,
kuogee hsieh26791a92011-08-01 18:35:58 -07009667 128000000,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009668 200000000,
9669};
9670#endif
9671
9672static struct msm_panel_common_pdata mdp_pdata = {
9673 .gpio = MDP_VSYNC_GPIO,
9674 .mdp_core_clk_rate = 59080000,
9675 .mdp_core_clk_table = mdp_core_clk_rate_table,
9676 .num_mdp_clk = ARRAY_SIZE(mdp_core_clk_rate_table),
9677#ifdef CONFIG_MSM_BUS_SCALING
9678 .mdp_bus_scale_table = &mdp_bus_scale_pdata,
9679#endif
9680 .mdp_rev = MDP_REV_41,
Nagamalleswararao Ganji937a1192011-12-07 19:00:52 -08009681#ifdef CONFIG_MSM_MULTIMEDIA_USE_ION
Ravishangar Kalyanama3b168b2012-03-26 11:13:11 -07009682 .mem_hid = BIT(ION_CP_WB_HEAP_ID),
Nagamalleswararao Ganji937a1192011-12-07 19:00:52 -08009683#else
9684 .mem_hid = MEMTYPE_EBI1,
9685#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009686};
9687
Huaibin Yanga5419422011-12-08 23:52:10 -08009688static void __init reserve_mdp_memory(void)
9689{
Nagamalleswararao Ganji937a1192011-12-07 19:00:52 -08009690 mdp_pdata.ov0_wb_size = MSM_FB_OVERLAY0_WRITEBACK_SIZE;
9691 mdp_pdata.ov1_wb_size = MSM_FB_OVERLAY1_WRITEBACK_SIZE;
9692#if defined(CONFIG_ANDROID_PMEM) && !defined(CONFIG_MSM_MULTIMEDIA_USE_ION)
9693 msm8x60_reserve_table[mdp_pdata.mem_hid].size +=
9694 mdp_pdata.ov0_wb_size;
9695 msm8x60_reserve_table[mdp_pdata.mem_hid].size +=
9696 mdp_pdata.ov1_wb_size;
9697#endif
Huaibin Yanga5419422011-12-08 23:52:10 -08009698}
9699
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009700#ifdef CONFIG_FB_MSM_TVOUT
9701
9702#ifdef CONFIG_MSM_BUS_SCALING
9703static struct msm_bus_vectors atv_bus_init_vectors[] = {
9704 /* For now, 0th array entry is reserved.
9705 * Please leave 0 as is and don't use it
9706 */
9707 {
9708 .src = MSM_BUS_MASTER_MDP_PORT0,
9709 .dst = MSM_BUS_SLAVE_SMI,
9710 .ab = 0,
9711 .ib = 0,
9712 },
9713 /* Master and slaves can be from different fabrics */
9714 {
9715 .src = MSM_BUS_MASTER_MDP_PORT0,
9716 .dst = MSM_BUS_SLAVE_EBI_CH0,
9717 .ab = 0,
9718 .ib = 0,
9719 },
9720};
9721static struct msm_bus_vectors atv_bus_def_vectors[] = {
9722 /* For now, 0th array entry is reserved.
9723 * Please leave 0 as is and don't use it
9724 */
9725 {
9726 .src = MSM_BUS_MASTER_MDP_PORT0,
9727 .dst = MSM_BUS_SLAVE_SMI,
9728 .ab = 236390400,
9729 .ib = 265939200,
9730 },
9731 /* Master and slaves can be from different fabrics */
9732 {
9733 .src = MSM_BUS_MASTER_MDP_PORT0,
9734 .dst = MSM_BUS_SLAVE_EBI_CH0,
9735 .ab = 236390400,
9736 .ib = 265939200,
9737 },
9738};
9739static struct msm_bus_paths atv_bus_scale_usecases[] = {
9740 {
9741 ARRAY_SIZE(atv_bus_init_vectors),
9742 atv_bus_init_vectors,
9743 },
9744 {
9745 ARRAY_SIZE(atv_bus_def_vectors),
9746 atv_bus_def_vectors,
9747 },
9748};
9749static struct msm_bus_scale_pdata atv_bus_scale_pdata = {
9750 atv_bus_scale_usecases,
9751 ARRAY_SIZE(atv_bus_scale_usecases),
9752 .name = "atv",
9753};
9754#endif
9755
9756static struct tvenc_platform_data atv_pdata = {
9757 .poll = 0,
9758 .pm_vid_en = atv_dac_power,
9759#ifdef CONFIG_MSM_BUS_SCALING
9760 .bus_scale_table = &atv_bus_scale_pdata,
9761#endif
9762};
9763#endif
9764
9765static void __init msm_fb_add_devices(void)
9766{
9767#ifdef CONFIG_FB_MSM_LCDC_DSUB
9768 mdp_pdata.mdp_core_clk_table = NULL;
9769 mdp_pdata.num_mdp_clk = 0;
9770 mdp_pdata.mdp_core_clk_rate = 200000000;
9771#endif
9772 if (machine_is_msm8x60_rumi3())
9773 msm_fb_register_device("mdp", NULL);
9774 else
9775 msm_fb_register_device("mdp", &mdp_pdata);
9776
9777 msm_fb_register_device("lcdc", &lcdc_pdata);
9778 msm_fb_register_device("mipi_dsi", &mipi_dsi_pdata);
9779#ifdef CONFIG_MSM_BUS_SCALING
Ravishangar Kalyanam8c79ead2011-12-02 21:05:01 -08009780 if (hdmi_is_primary)
9781 msm_fb_register_device("dtv", &dtv_hdmi_prim_pdata);
9782 else
9783 msm_fb_register_device("dtv", &dtv_pdata);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009784#endif
9785#ifdef CONFIG_FB_MSM_TVOUT
9786 msm_fb_register_device("tvenc", &atv_pdata);
9787 msm_fb_register_device("tvout_device", NULL);
9788#endif
9789}
9790
Ravishangar Kalyanam5f0c6412012-03-15 17:24:11 -07009791/**
9792 * Set MDP clocks to high frequency to avoid underflow when
9793 * using high resolution 1200x1920 WUXGA/HDMI as primary panels
9794 */
9795static void set_mdp_clocks_for_wuxga(void)
9796{
9797 int i;
9798
9799 mdp_sd_smi_vectors[0].ab = 2000000000;
9800 mdp_sd_smi_vectors[0].ib = 2000000000;
9801 mdp_sd_smi_vectors[1].ab = 2000000000;
9802 mdp_sd_smi_vectors[1].ib = 2000000000;
9803
9804 mdp_sd_ebi_vectors[0].ab = 2000000000;
9805 mdp_sd_ebi_vectors[0].ib = 2000000000;
9806 mdp_sd_ebi_vectors[1].ab = 2000000000;
9807 mdp_sd_ebi_vectors[1].ib = 2000000000;
9808
9809 mdp_vga_vectors[0].ab = 2000000000;
9810 mdp_vga_vectors[0].ib = 2000000000;
9811 mdp_vga_vectors[1].ab = 2000000000;
9812 mdp_vga_vectors[1].ib = 2000000000;
9813
9814 mdp_720p_vectors[0].ab = 2000000000;
9815 mdp_720p_vectors[0].ib = 2000000000;
9816 mdp_720p_vectors[1].ab = 2000000000;
9817 mdp_720p_vectors[1].ib = 2000000000;
9818
9819 mdp_1080p_vectors[0].ab = 2000000000;
9820 mdp_1080p_vectors[0].ib = 2000000000;
9821 mdp_1080p_vectors[1].ab = 2000000000;
9822 mdp_1080p_vectors[1].ib = 2000000000;
9823
9824 mdp_pdata.mdp_core_clk_rate = 200000000;
9825
9826 for (i = 0; i < ARRAY_SIZE(mdp_core_clk_rate_table); i++)
9827 mdp_core_clk_rate_table[i] = 200000000;
9828}
9829
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07009830#if (defined(CONFIG_MARIMBA_CORE)) && \
9831 (defined(CONFIG_MSM_BT_POWER) || defined(CONFIG_MSM_BT_POWER_MODULE))
9832
9833static const struct {
9834 char *name;
9835 int vmin;
9836 int vmax;
9837} bt_regs_info[] = {
9838 { "8058_s3", 1800000, 1800000 },
9839 { "8058_s2", 1300000, 1300000 },
9840 { "8058_l8", 2900000, 3050000 },
9841};
9842
9843static struct {
9844 bool enabled;
9845} bt_regs_status[] = {
9846 { false },
9847 { false },
9848 { false },
9849};
9850static struct regulator *bt_regs[ARRAY_SIZE(bt_regs_info)];
9851
9852static int bahama_bt(int on)
9853{
9854 int rc;
9855 int i;
9856 struct marimba config = { .mod_id = SLAVE_ID_BAHAMA};
9857
9858 struct bahama_variant_register {
9859 const size_t size;
9860 const struct bahama_config_register *set;
9861 };
9862
9863 const struct bahama_config_register *p;
9864
9865 u8 version;
9866
9867 const struct bahama_config_register v10_bt_on[] = {
9868 { 0xE9, 0x00, 0xFF },
9869 { 0xF4, 0x80, 0xFF },
9870 { 0xE4, 0x00, 0xFF },
9871 { 0xE5, 0x00, 0x0F },
9872#ifdef CONFIG_WLAN
9873 { 0xE6, 0x38, 0x7F },
9874 { 0xE7, 0x06, 0xFF },
9875#endif
9876 { 0xE9, 0x21, 0xFF },
9877 { 0x01, 0x0C, 0x1F },
9878 { 0x01, 0x08, 0x1F },
9879 };
9880
9881 const struct bahama_config_register v20_bt_on_fm_off[] = {
9882 { 0x11, 0x0C, 0xFF },
9883 { 0x13, 0x01, 0xFF },
9884 { 0xF4, 0x80, 0xFF },
9885 { 0xF0, 0x00, 0xFF },
9886 { 0xE9, 0x00, 0xFF },
9887#ifdef CONFIG_WLAN
9888 { 0x81, 0x00, 0x7F },
9889 { 0x82, 0x00, 0xFF },
9890 { 0xE6, 0x38, 0x7F },
9891 { 0xE7, 0x06, 0xFF },
9892#endif
9893 { 0xE9, 0x21, 0xFF },
9894 };
9895
9896 const struct bahama_config_register v20_bt_on_fm_on[] = {
9897 { 0x11, 0x0C, 0xFF },
9898 { 0x13, 0x01, 0xFF },
9899 { 0xF4, 0x86, 0xFF },
9900 { 0xF0, 0x06, 0xFF },
9901 { 0xE9, 0x00, 0xFF },
9902#ifdef CONFIG_WLAN
9903 { 0x81, 0x00, 0x7F },
9904 { 0x82, 0x00, 0xFF },
9905 { 0xE6, 0x38, 0x7F },
9906 { 0xE7, 0x06, 0xFF },
9907#endif
9908 { 0xE9, 0x21, 0xFF },
9909 };
9910
9911 const struct bahama_config_register v10_bt_off[] = {
9912 { 0xE9, 0x00, 0xFF },
9913 };
9914
9915 const struct bahama_config_register v20_bt_off_fm_off[] = {
9916 { 0xF4, 0x84, 0xFF },
9917 { 0xF0, 0x04, 0xFF },
9918 { 0xE9, 0x00, 0xFF }
9919 };
9920
9921 const struct bahama_config_register v20_bt_off_fm_on[] = {
9922 { 0xF4, 0x86, 0xFF },
9923 { 0xF0, 0x06, 0xFF },
9924 { 0xE9, 0x00, 0xFF }
9925 };
9926 const struct bahama_variant_register bt_bahama[2][3] = {
9927 {
9928 { ARRAY_SIZE(v10_bt_off), v10_bt_off },
9929 { ARRAY_SIZE(v20_bt_off_fm_off), v20_bt_off_fm_off },
9930 { ARRAY_SIZE(v20_bt_off_fm_on), v20_bt_off_fm_on }
9931 },
9932 {
9933 { ARRAY_SIZE(v10_bt_on), v10_bt_on },
9934 { ARRAY_SIZE(v20_bt_on_fm_off), v20_bt_on_fm_off },
9935 { ARRAY_SIZE(v20_bt_on_fm_on), v20_bt_on_fm_on }
9936 }
9937 };
9938
9939 u8 offset = 0; /* index into bahama configs */
9940
9941 on = on ? 1 : 0;
9942 version = read_bahama_ver();
9943
9944 if (version == VER_UNSUPPORTED) {
9945 dev_err(&msm_bt_power_device.dev,
9946 "%s: unsupported version\n",
9947 __func__);
9948 return -EIO;
9949 }
9950
9951 if (version == VER_2_0) {
9952 if (marimba_get_fm_status(&config))
9953 offset = 0x01;
9954 }
9955
9956 /* Voting off 1.3V S2 Regulator,BahamaV2 used in Normal mode */
9957 if (on && (version == VER_2_0)) {
9958 for (i = 0; i < ARRAY_SIZE(bt_regs_info); i++) {
9959 if ((!strcmp(bt_regs_info[i].name, "8058_s2"))
9960 && (bt_regs_status[i].enabled == true)) {
9961 if (regulator_disable(bt_regs[i])) {
9962 dev_err(&msm_bt_power_device.dev,
9963 "%s: regulator disable failed",
9964 __func__);
9965 }
9966 bt_regs_status[i].enabled = false;
9967 break;
9968 }
9969 }
9970 }
9971
9972 p = bt_bahama[on][version + offset].set;
9973
9974 dev_info(&msm_bt_power_device.dev,
9975 "%s: found version %d\n", __func__, version);
9976
9977 for (i = 0; i < bt_bahama[on][version + offset].size; i++) {
9978 u8 value = (p+i)->value;
9979 rc = marimba_write_bit_mask(&config,
9980 (p+i)->reg,
9981 &value,
9982 sizeof((p+i)->value),
9983 (p+i)->mask);
9984 if (rc < 0) {
9985 dev_err(&msm_bt_power_device.dev,
9986 "%s: reg %d write failed: %d\n",
9987 __func__, (p+i)->reg, rc);
9988 return rc;
9989 }
9990 dev_dbg(&msm_bt_power_device.dev,
9991 "%s: reg 0x%02x write value 0x%02x mask 0x%02x\n",
9992 __func__, (p+i)->reg,
9993 value, (p+i)->mask);
9994 }
9995 /* Update BT Status */
9996 if (on)
9997 marimba_set_bt_status(&config, true);
9998 else
9999 marimba_set_bt_status(&config, false);
10000
10001 return 0;
10002}
10003
10004static int bluetooth_use_regulators(int on)
10005{
10006 int i, recover = -1, rc = 0;
10007
10008 for (i = 0; i < ARRAY_SIZE(bt_regs_info); i++) {
10009 bt_regs[i] = on ? regulator_get(&msm_bt_power_device.dev,
10010 bt_regs_info[i].name) :
10011 (regulator_put(bt_regs[i]), NULL);
10012 if (IS_ERR(bt_regs[i])) {
10013 rc = PTR_ERR(bt_regs[i]);
10014 dev_err(&msm_bt_power_device.dev,
10015 "regulator %s get failed (%d)\n",
10016 bt_regs_info[i].name, rc);
10017 recover = i - 1;
10018 bt_regs[i] = NULL;
10019 break;
10020 }
10021
10022 if (!on)
10023 continue;
10024
10025 rc = regulator_set_voltage(bt_regs[i],
10026 bt_regs_info[i].vmin,
10027 bt_regs_info[i].vmax);
10028 if (rc < 0) {
10029 dev_err(&msm_bt_power_device.dev,
10030 "regulator %s voltage set (%d)\n",
10031 bt_regs_info[i].name, rc);
10032 recover = i;
10033 break;
10034 }
10035 }
10036
10037 if (on && (recover > -1))
10038 for (i = recover; i >= 0; i--) {
10039 regulator_put(bt_regs[i]);
10040 bt_regs[i] = NULL;
10041 }
10042
10043 return rc;
10044}
10045
10046static int bluetooth_switch_regulators(int on)
10047{
10048 int i, rc = 0;
10049
10050 for (i = 0; i < ARRAY_SIZE(bt_regs_info); i++) {
10051 if (on && (bt_regs_status[i].enabled == false)) {
10052 rc = regulator_enable(bt_regs[i]);
10053 if (rc < 0) {
10054 dev_err(&msm_bt_power_device.dev,
10055 "regulator %s %s failed (%d)\n",
10056 bt_regs_info[i].name,
10057 "enable", rc);
10058 if (i > 0) {
10059 while (--i) {
10060 regulator_disable(bt_regs[i]);
10061 bt_regs_status[i].enabled
10062 = false;
10063 }
10064 break;
10065 }
10066 }
10067 bt_regs_status[i].enabled = true;
10068 } else if (!on && (bt_regs_status[i].enabled == true)) {
10069 rc = regulator_disable(bt_regs[i]);
10070 if (rc < 0) {
10071 dev_err(&msm_bt_power_device.dev,
10072 "regulator %s %s failed (%d)\n",
10073 bt_regs_info[i].name,
10074 "disable", rc);
10075 break;
10076 }
10077 bt_regs_status[i].enabled = false;
10078 }
10079 }
10080 return rc;
10081}
10082
10083static struct msm_xo_voter *bt_clock;
10084
10085static int bluetooth_power(int on)
10086{
10087 int rc = 0;
10088 int id;
10089
10090 /* In case probe function fails, cur_connv_type would be -1 */
10091 id = adie_get_detected_connectivity_type();
10092 if (id != BAHAMA_ID) {
10093 pr_err("%s: unexpected adie connectivity type: %d\n",
10094 __func__, id);
10095 return -ENODEV;
10096 }
10097
10098 if (on) {
10099
10100 rc = bluetooth_use_regulators(1);
10101 if (rc < 0)
10102 goto out;
10103
10104 rc = bluetooth_switch_regulators(1);
10105
10106 if (rc < 0)
10107 goto fail_put;
10108
10109 bt_clock = msm_xo_get(MSM_XO_TCXO_D0, "bt_power");
10110
10111 if (IS_ERR(bt_clock)) {
10112 pr_err("Couldn't get TCXO_D0 voter\n");
10113 goto fail_switch;
10114 }
10115
10116 rc = msm_xo_mode_vote(bt_clock, MSM_XO_MODE_ON);
10117
10118 if (rc < 0) {
10119 pr_err("Failed to vote for TCXO_DO ON\n");
10120 goto fail_vote;
10121 }
10122
10123 rc = bahama_bt(1);
10124
10125 if (rc < 0)
10126 goto fail_clock;
10127
10128 msleep(10);
10129
10130 rc = msm_xo_mode_vote(bt_clock, MSM_XO_MODE_PIN_CTRL);
10131
10132 if (rc < 0) {
10133 pr_err("Failed to vote for TCXO_DO pin control\n");
10134 goto fail_vote;
10135 }
10136 } else {
10137 /* check for initial RFKILL block (power off) */
10138 /* some RFKILL versions/configurations rfkill_register */
10139 /* calls here for an initial set_block */
10140 /* avoid calling i2c and regulator before unblock (on) */
10141 if (platform_get_drvdata(&msm_bt_power_device) == NULL) {
10142 dev_info(&msm_bt_power_device.dev,
10143 "%s: initialized OFF/blocked\n", __func__);
10144 goto out;
10145 }
10146
10147 bahama_bt(0);
10148
10149fail_clock:
10150 msm_xo_mode_vote(bt_clock, MSM_XO_MODE_OFF);
10151fail_vote:
10152 msm_xo_put(bt_clock);
10153fail_switch:
10154 bluetooth_switch_regulators(0);
10155fail_put:
10156 bluetooth_use_regulators(0);
10157 }
10158
10159out:
10160 if (rc < 0)
10161 on = 0;
10162 dev_info(&msm_bt_power_device.dev,
10163 "Bluetooth power switch: state %d result %d\n", on, rc);
10164
10165 return rc;
10166}
10167
10168#endif /*CONFIG_MARIMBA_CORE, CONFIG_MSM_BT_POWER, CONFIG_MSM_BT_POWER_MODULE*/
10169
10170static void __init msm8x60_cfg_smsc911x(void)
10171{
10172 smsc911x_resources[1].start =
10173 PM8058_GPIO_IRQ(PM8058_IRQ_BASE, 6);
10174 smsc911x_resources[1].end =
10175 PM8058_GPIO_IRQ(PM8058_IRQ_BASE, 6);
10176}
10177
Laura Abbott5d2d1e62011-08-10 16:27:35 -070010178void msm_fusion_setup_pinctrl(void)
10179{
10180 struct msm_xo_voter *a1;
10181
10182 if (socinfo_get_platform_subtype() == 0x3) {
10183 /*
10184 * Vote for the A1 clock to be in pin control mode before
10185 * the external images are loaded.
10186 */
10187 a1 = msm_xo_get(MSM_XO_TCXO_A1, "mdm");
10188 BUG_ON(!a1);
10189 msm_xo_mode_vote(a1, MSM_XO_MODE_PIN_CTRL);
10190 }
10191}
10192
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010193struct msm_board_data {
10194 struct msm_gpiomux_configs *gpiomux_cfgs;
10195};
10196
10197static struct msm_board_data msm8x60_rumi3_board_data __initdata = {
10198 .gpiomux_cfgs = msm8x60_surf_ffa_gpiomux_cfgs,
10199};
10200
10201static struct msm_board_data msm8x60_sim_board_data __initdata = {
10202 .gpiomux_cfgs = msm8x60_surf_ffa_gpiomux_cfgs,
10203};
10204
10205static struct msm_board_data msm8x60_surf_board_data __initdata = {
10206 .gpiomux_cfgs = msm8x60_surf_ffa_gpiomux_cfgs,
10207};
10208
10209static struct msm_board_data msm8x60_ffa_board_data __initdata = {
10210 .gpiomux_cfgs = msm8x60_surf_ffa_gpiomux_cfgs,
10211};
10212
10213static struct msm_board_data msm8x60_fluid_board_data __initdata = {
10214 .gpiomux_cfgs = msm8x60_fluid_gpiomux_cfgs,
10215};
10216
10217static struct msm_board_data msm8x60_charm_surf_board_data __initdata = {
10218 .gpiomux_cfgs = msm8x60_charm_gpiomux_cfgs,
10219};
10220
10221static struct msm_board_data msm8x60_charm_ffa_board_data __initdata = {
10222 .gpiomux_cfgs = msm8x60_charm_gpiomux_cfgs,
10223};
10224
Zhang Chang Kenef05b172011-07-27 15:28:13 -040010225static struct msm_board_data msm8x60_dragon_board_data __initdata = {
10226 .gpiomux_cfgs = msm8x60_dragon_gpiomux_cfgs,
10227};
10228
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010229static void __init msm8x60_init(struct msm_board_data *board_data)
10230{
10231 uint32_t soc_platform_version;
Anirudh Ghayal9f77e962011-12-06 12:38:21 +053010232#ifdef CONFIG_USB_EHCI_MSM_72K
10233 struct pm8xxx_mpp_config_data hsusb_phy_mpp = {
10234 .type = PM8XXX_MPP_TYPE_D_OUTPUT,
10235 .level = PM8901_MPP_DIG_LEVEL_L5,
10236 .control = PM8XXX_MPP_DOUT_CTRL_HIGH,
10237 };
10238#endif
Anirudh Ghayalc2019332011-11-12 06:29:10 +053010239 pmic_reset_irq = PM8058_IRQ_BASE + PM8058_RESOUT_IRQ;
Abhijeet Dharmapurikar6d565fd2011-09-15 18:49:56 -070010240
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010241 /*
10242 * Initialize RPM first as other drivers and devices may need
10243 * it for their initialization.
10244 */
Praveen Chidambaram78499012011-11-01 17:15:17 -060010245 BUG_ON(msm_rpm_init(&msm8660_rpm_data));
10246 BUG_ON(msm_rpmrs_levels_init(&msm_rpmrs_data));
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010247 if (msm_xo_init())
10248 pr_err("Failed to initialize XO votes\n");
10249
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010250 msm8x60_check_2d_hardware();
10251
10252 /* Change SPM handling of core 1 if PMM 8160 is present. */
10253 soc_platform_version = socinfo_get_platform_version();
10254 if (SOCINFO_VERSION_MAJOR(soc_platform_version) == 1 &&
10255 SOCINFO_VERSION_MINOR(soc_platform_version) >= 2) {
10256 struct msm_spm_platform_data *spm_data;
10257
10258 spm_data = &msm_spm_data_v1[1];
10259 spm_data->reg_init_values[MSM_SPM_REG_SAW_CFG] &= ~0x0F00UL;
10260 spm_data->reg_init_values[MSM_SPM_REG_SAW_CFG] |= 0x0100UL;
10261
10262 spm_data = &msm_spm_data[1];
10263 spm_data->reg_init_values[MSM_SPM_REG_SAW_CFG] &= ~0x0F00UL;
10264 spm_data->reg_init_values[MSM_SPM_REG_SAW_CFG] |= 0x0100UL;
10265 }
10266
10267 /*
10268 * Initialize SPM before acpuclock as the latter calls into SPM
10269 * driver to set ACPU voltages.
10270 */
10271 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) != 1)
10272 msm_spm_init(msm_spm_data, ARRAY_SIZE(msm_spm_data));
10273 else
10274 msm_spm_init(msm_spm_data_v1, ARRAY_SIZE(msm_spm_data_v1));
10275
10276 /*
10277 * Set regulators 8901_l4 and 8901_l6 to be always on in HPM for SURF
10278 * devices so that the RPM doesn't drop into a low power mode that an
10279 * un-reworked SURF cannot resume from.
10280 */
10281 if (machine_is_msm8x60_surf()) {
David Collins6f032ba2011-08-31 14:08:15 -070010282 int i;
10283
10284 for (i = 0; i < ARRAY_SIZE(rpm_regulator_init_data); i++)
10285 if (rpm_regulator_init_data[i].id
10286 == RPM_VREG_ID_PM8901_L4
10287 || rpm_regulator_init_data[i].id
10288 == RPM_VREG_ID_PM8901_L6)
10289 rpm_regulator_init_data[i]
10290 .init_data.constraints.always_on = 1;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010291 }
10292
10293 /*
10294 * Disable regulator info printing so that regulator registration
10295 * messages do not enter the kmsg log.
10296 */
10297 regulator_suppress_info_printing();
10298
10299 /* Initialize regulators needed for clock_init. */
10300 platform_add_devices(early_regulators, ARRAY_SIZE(early_regulators));
10301
Stephen Boydbb600ae2011-08-02 20:11:40 -070010302 msm_clock_init(&msm8x60_clock_init_data);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010303
10304 /* Buses need to be initialized before early-device registration
10305 * to get the platform data for fabrics.
10306 */
10307 msm8x60_init_buses();
10308 platform_add_devices(early_devices, ARRAY_SIZE(early_devices));
10309 /* CPU frequency control is not supported on simulated targets. */
10310 if (!machine_is_msm8x60_rumi3() && !machine_is_msm8x60_sim())
Matt Wagantallec57f062011-08-16 23:54:46 -070010311 acpuclk_init(&acpuclk_8x60_soc_data);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010312
Terence Hampsonb36a38c2011-09-19 19:10:40 -040010313 /*
10314 * Enable EBI2 only for boards which make use of it. Leave
10315 * it disabled for all others for additional power savings.
10316 */
10317 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
10318 machine_is_msm8x60_rumi3() ||
10319 machine_is_msm8x60_sim() ||
10320 machine_is_msm8x60_fluid() ||
10321 machine_is_msm8x60_dragon())
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010322 msm8x60_init_ebi2();
10323 msm8x60_init_tlmm();
10324 msm8x60_init_gpiomux(board_data->gpiomux_cfgs);
10325 msm8x60_init_uart12dm();
10326 msm8x60_init_mmc();
10327
10328#if defined(CONFIG_PMIC8058_OTHC) || defined(CONFIG_PMIC8058_OTHC_MODULE)
10329 msm8x60_init_pm8058_othc();
10330#endif
10331
Anirudh Ghayalc2019332011-11-12 06:29:10 +053010332 if (machine_is_msm8x60_fluid())
10333 pm8058_platform_data.keypad_pdata = &fluid_keypad_data;
10334 else if (machine_is_msm8x60_dragon())
10335 pm8058_platform_data.keypad_pdata = &dragon_keypad_data;
10336 else
10337 pm8058_platform_data.keypad_pdata = &ffa_keypad_data;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010338
Jilai Wang53d27a82011-07-13 14:32:58 -040010339 /* Specify reset pin for OV9726 */
10340 if (machine_is_msm8x60_dragon()) {
10341 msm_camera_sensor_ov9726_data.sensor_reset = 62;
10342 ov9726_sensor_8660_info.mount_angle = 270;
10343 }
10344
Anirudh Ghayalc2019332011-11-12 06:29:10 +053010345#ifdef CONFIG_BATTERY_MSM8X60
10346 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
10347 machine_is_msm8x60_fusion() || machine_is_msm8x60_dragon() ||
10348 machine_is_msm8x60_fusn_ffa() || machine_is_msm8x60_fluid())
10349 platform_device_register(&msm_charger_device);
10350#endif
10351
10352 if (machine_is_msm8x60_dragon())
10353 pm8058_platform_data.charger_pdata = &pmic8058_charger_dragon;
10354 if (!machine_is_msm8x60_fluid())
10355 pm8058_platform_data.charger_pdata = &pmic8058_charger_ffa_surf;
10356
10357 /* configure pmic leds */
10358 if (machine_is_msm8x60_fluid())
10359 pm8058_platform_data.leds_pdata = &pm8058_fluid_flash_leds_data;
10360 else if (machine_is_msm8x60_dragon())
10361 pm8058_platform_data.leds_pdata = &pm8058_dragon_leds_data;
10362 else
10363 pm8058_platform_data.leds_pdata = &pm8058_flash_leds_data;
10364
10365 if (machine_is_msm8x60_ffa() || machine_is_msm8x60_fusn_ffa() ||
10366 machine_is_msm8x60_dragon()) {
10367 pm8058_platform_data.vibrator_pdata = &pm8058_vib_pdata;
10368 }
10369
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010370 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
10371 machine_is_msm8x60_fluid() || machine_is_msm8x60_fusion() ||
Zhang Chang Ken6baadf02011-08-05 09:48:15 -040010372 machine_is_msm8x60_fusn_ffa() || machine_is_msm8x60_dragon()) {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010373 msm8x60_cfg_smsc911x();
10374 if (SOCINFO_VERSION_MAJOR(socinfo_get_version()) != 1)
10375 platform_add_devices(msm_footswitch_devices,
10376 msm_num_footswitch_devices);
10377 platform_add_devices(surf_devices,
10378 ARRAY_SIZE(surf_devices));
10379
10380#ifdef CONFIG_MSM_DSPS
10381 if (machine_is_msm8x60_fluid()) {
10382 platform_device_unregister(&msm_gsbi12_qup_i2c_device);
10383 msm8x60_init_dsps();
10384 }
10385#endif
10386
Anirudh Ghayal9f77e962011-12-06 12:38:21 +053010387 pm8901_vreg_mpp0_init();
10388
10389 platform_device_register(&msm8x60_8901_mpp_vreg);
10390
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010391#ifdef CONFIG_USB_EHCI_MSM_72K
10392 /*
10393 * Drive MPP2 pin HIGH for PHY to generate ID interrupts on 8660
10394 * fluid
10395 */
Anirudh Ghayal9f77e962011-12-06 12:38:21 +053010396 if (machine_is_msm8x60_fluid())
10397 pm8xxx_mpp_config(PM8901_MPP_PM_TO_SYS(1), &hsusb_phy_mpp);
10398 msm_add_host(0, &msm_usb_host_pdata);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010399#endif
Lei Zhou338cab82011-08-19 13:38:17 -040010400
10401#ifdef CONFIG_SND_SOC_MSM8660_APQ
10402 if (machine_is_msm8x60_dragon())
10403 platform_add_devices(dragon_alsa_devices,
10404 ARRAY_SIZE(dragon_alsa_devices));
10405 else
10406#endif
10407 platform_add_devices(asoc_devices,
10408 ARRAY_SIZE(asoc_devices));
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010409 } else {
10410 msm8x60_configure_smc91x();
10411 platform_add_devices(rumi_sim_devices,
10412 ARRAY_SIZE(rumi_sim_devices));
10413 }
10414#if defined(CONFIG_USB_PEHCI_HCD) || defined(CONFIG_USB_PEHCI_HCD_MODULE)
Zhang Chang Ken6baadf02011-08-05 09:48:15 -040010415 if (machine_is_msm8x60_surf() || machine_is_msm8x60_ffa() ||
10416 machine_is_msm8x60_dragon())
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010417 msm8x60_cfg_isp1763();
10418#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010419
10420 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa())
10421 platform_add_devices(charm_devices, ARRAY_SIZE(charm_devices));
10422
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010423
10424#if defined(CONFIG_SPI_QUP) || defined(CONFIG_SPI_QUP_MODULE)
10425 if (machine_is_msm8x60_fluid())
10426 platform_device_register(&msm_gsbi10_qup_spi_device);
10427 else
10428 platform_device_register(&msm_gsbi1_qup_spi_device);
10429#endif
10430
10431#if defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C) || \
10432 defined(CONFIG_TOUCHSCREEN_CYTTSP_I2C_MODULE)
10433 if (machine_is_msm8x60_fluid())
10434 cyttsp_set_params();
10435#endif
10436 if (!machine_is_msm8x60_sim())
10437 msm_fb_add_devices();
10438 fixup_i2c_configs();
10439 register_i2c_devices();
10440
Terence Hampson1c73fef2011-07-19 17:10:49 -040010441 if (machine_is_msm8x60_dragon())
10442 smsc911x_config.reset_gpio
10443 = GPIO_ETHERNET_RESET_N_DRAGON;
10444
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010445 platform_device_register(&smsc911x_device);
10446
10447#if (defined(CONFIG_SPI_QUP)) && \
10448 (defined(CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT) || \
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -040010449 defined(CONFIG_FB_MSM_LCDC_AUO_WVGA) || \
10450 defined(CONFIG_FB_MSM_LCDC_NT35582_WVGA))
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010451
10452 if (machine_is_msm8x60_fluid()) {
10453#ifdef CONFIG_FB_MSM_LCDC_SAMSUNG_OLED_PT
10454 if (SOCINFO_VERSION_MAJOR(soc_platform_version) < 3) {
10455 spi_register_board_info(lcdc_samsung_spi_board_info,
10456 ARRAY_SIZE(lcdc_samsung_spi_board_info));
10457 } else
10458#endif
10459 {
10460#ifdef CONFIG_FB_MSM_LCDC_AUO_WVGA
10461 spi_register_board_info(lcdc_auo_spi_board_info,
10462 ARRAY_SIZE(lcdc_auo_spi_board_info));
10463#endif
10464 }
Zhang Chang Ken3a8b8512011-08-04 18:41:39 -040010465#ifdef CONFIG_FB_MSM_LCDC_NT35582_WVGA
10466 } else if (machine_is_msm8x60_dragon()) {
10467 spi_register_board_info(lcdc_nt35582_spi_board_info,
10468 ARRAY_SIZE(lcdc_nt35582_spi_board_info));
10469#endif
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010470 }
10471#endif
10472
10473 msm_pm_set_platform_data(msm_pm_data, ARRAY_SIZE(msm_pm_data));
10474 msm_pm_set_rpm_wakeup_irq(RPM_SCSS_CPU0_WAKE_UP_IRQ);
10475 msm_cpuidle_set_states(msm_cstates, ARRAY_SIZE(msm_cstates),
10476 msm_pm_data);
Maheshkumar Sivasubramanianc6c55032011-10-25 16:01:32 -060010477 BUG_ON(msm_pm_boot_init(&msm_pm_boot_pdata));
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010478
Anirudh Ghayalc2019332011-11-12 06:29:10 +053010479 pm8058_gpios_init();
10480
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010481#ifdef CONFIG_SENSORS_MSM_ADC
10482 if (machine_is_msm8x60_fluid()) {
10483 msm_adc_pdata.dev_names = msm_adc_fluid_device_names;
10484 msm_adc_pdata.num_adc = ARRAY_SIZE(msm_adc_fluid_device_names);
10485 if (SOCINFO_VERSION_MAJOR(soc_platform_version) < 3)
10486 msm_adc_pdata.gpio_config = APROC_CONFIG;
10487 else
10488 msm_adc_pdata.gpio_config = MPROC_CONFIG;
10489 }
10490 msm_adc_pdata.target_hw = MSM_8x60;
10491#endif
10492#ifdef CONFIG_MSM8X60_AUDIO
10493 msm_snddev_init();
10494#endif
10495#if defined(CONFIG_GPIO_SX150X) || defined(CONFIG_GPIO_SX150X_MODULE)
10496 if (machine_is_msm8x60_fluid())
10497 platform_device_register(&fluid_leds_gpio);
10498 else
10499 platform_device_register(&gpio_leds);
10500#endif
10501
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010502 msm8x60_multi_sdio_init();
Laura Abbott5d2d1e62011-08-10 16:27:35 -070010503
10504 if (machine_is_msm8x60_fusion() || machine_is_msm8x60_fusn_ffa())
10505 msm_fusion_setup_pinctrl();
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010506}
10507
10508static void __init msm8x60_rumi3_init(void)
10509{
10510 msm8x60_init(&msm8x60_rumi3_board_data);
10511}
10512
10513static void __init msm8x60_sim_init(void)
10514{
10515 msm8x60_init(&msm8x60_sim_board_data);
10516}
10517
10518static void __init msm8x60_surf_init(void)
10519{
10520 msm8x60_init(&msm8x60_surf_board_data);
10521}
10522
10523static void __init msm8x60_ffa_init(void)
10524{
10525 msm8x60_init(&msm8x60_ffa_board_data);
10526}
10527
10528static void __init msm8x60_fluid_init(void)
10529{
10530 msm8x60_init(&msm8x60_fluid_board_data);
10531}
10532
10533static void __init msm8x60_charm_surf_init(void)
10534{
10535 msm8x60_init(&msm8x60_charm_surf_board_data);
10536}
10537
10538static void __init msm8x60_charm_ffa_init(void)
10539{
10540 msm8x60_init(&msm8x60_charm_ffa_board_data);
10541}
10542
10543static void __init msm8x60_charm_init_early(void)
10544{
10545 msm8x60_allocate_memory_regions();
Steve Mucklea55df6e2010-01-07 12:43:24 -080010546}
10547
Zhang Chang Kenef05b172011-07-27 15:28:13 -040010548static void __init msm8x60_dragon_init(void)
10549{
10550 msm8x60_init(&msm8x60_dragon_board_data);
10551}
10552
Steve Mucklea55df6e2010-01-07 12:43:24 -080010553MACHINE_START(MSM8X60_RUMI3, "QCT MSM8X60 RUMI3")
10554 .map_io = msm8x60_map_io,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010555 .reserve = msm8x60_reserve,
Steve Mucklea55df6e2010-01-07 12:43:24 -080010556 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010557 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010558 .init_machine = msm8x60_rumi3_init,
Steve Mucklea55df6e2010-01-07 12:43:24 -080010559 .timer = &msm_timer,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010560 .init_early = msm8x60_charm_init_early,
Steve Muckle49b76f72010-03-19 17:00:08 -070010561MACHINE_END
Steve Muckle57bbf1c2010-01-07 12:51:10 -080010562
10563MACHINE_START(MSM8X60_SIM, "QCT MSM8X60 SIMULATOR")
10564 .map_io = msm8x60_map_io,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010565 .reserve = msm8x60_reserve,
Steve Muckle57bbf1c2010-01-07 12:51:10 -080010566 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010567 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010568 .init_machine = msm8x60_sim_init,
Steve Muckle57bbf1c2010-01-07 12:51:10 -080010569 .timer = &msm_timer,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010570 .init_early = msm8x60_charm_init_early,
10571MACHINE_END
10572
10573MACHINE_START(MSM8X60_SURF, "QCT MSM8X60 SURF")
10574 .map_io = msm8x60_map_io,
10575 .reserve = msm8x60_reserve,
10576 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010577 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010578 .init_machine = msm8x60_surf_init,
10579 .timer = &msm_timer,
10580 .init_early = msm8x60_charm_init_early,
Steve Muckle57bbf1c2010-01-07 12:51:10 -080010581MACHINE_END
Gregory Bean69b7f6f2010-04-04 22:29:02 -070010582
10583MACHINE_START(MSM8X60_FFA, "QCT MSM8X60 FFA")
10584 .map_io = msm8x60_map_io,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010585 .reserve = msm8x60_reserve,
Gregory Bean69b7f6f2010-04-04 22:29:02 -070010586 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010587 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010588 .init_machine = msm8x60_ffa_init,
Gregory Bean69b7f6f2010-04-04 22:29:02 -070010589 .timer = &msm_timer,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010590 .init_early = msm8x60_charm_init_early,
10591MACHINE_END
10592
10593MACHINE_START(MSM8X60_FLUID, "QCT MSM8X60 FLUID")
10594 .map_io = msm8x60_map_io,
10595 .reserve = msm8x60_reserve,
10596 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010597 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010598 .init_machine = msm8x60_fluid_init,
10599 .timer = &msm_timer,
10600 .init_early = msm8x60_charm_init_early,
10601MACHINE_END
10602
10603MACHINE_START(MSM8X60_FUSION, "QCT MSM8X60 FUSION SURF")
10604 .map_io = msm8x60_map_io,
10605 .reserve = msm8x60_reserve,
10606 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010607 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010608 .init_machine = msm8x60_charm_surf_init,
10609 .timer = &msm_timer,
10610 .init_early = msm8x60_charm_init_early,
10611MACHINE_END
10612
10613MACHINE_START(MSM8X60_FUSN_FFA, "QCT MSM8X60 FUSION FFA")
10614 .map_io = msm8x60_map_io,
10615 .reserve = msm8x60_reserve,
10616 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010617 .handle_irq = gic_handle_irq,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070010618 .init_machine = msm8x60_charm_ffa_init,
10619 .timer = &msm_timer,
10620 .init_early = msm8x60_charm_init_early,
Gregory Bean69b7f6f2010-04-04 22:29:02 -070010621MACHINE_END
Zhang Chang Kenef05b172011-07-27 15:28:13 -040010622
10623MACHINE_START(MSM8X60_DRAGON, "QCT MSM8X60 DRAGON")
10624 .map_io = msm8x60_map_io,
10625 .reserve = msm8x60_reserve,
10626 .init_irq = msm8x60_init_irq,
Marc Zyngier89bdafd12011-12-22 11:39:20 +053010627 .handle_irq = gic_handle_irq,
Zhang Chang Kenef05b172011-07-27 15:28:13 -040010628 .init_machine = msm8x60_dragon_init,
10629 .timer = &msm_timer,
10630 .init_early = msm8x60_charm_init_early,
10631MACHINE_END