blob: 68f96db632825c667e544385623716b047d95605 [file] [log] [blame]
Sathish Ambley9d69ac32012-03-21 10:28:26 -07001/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.
2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
Sathish Ambley4df614c2011-10-07 16:30:46 -070012
13/include/ "skeleton.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -070014/include/ "msm8974_pm.dtsi"
David Collinsb20f6362012-04-19 16:36:51 -070015/include/ "msm-pm8x41-rpm-regulator.dtsi"
David Collins153d45a2012-03-26 11:57:50 -070016/include/ "msm-pm8841.dtsi"
17/include/ "msm-pm8941.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -070018/include/ "msm8974-regulator.dtsi"
19/include/ "msm8974-gpio.dtsi"
20/include/ "msm8974-iommu.dtsi"
Matt Wagantallfc727212012-01-06 18:18:25 -080021/include/ "msm-gdsc.dtsi"
Sathish Ambley4df614c2011-10-07 16:30:46 -070022
23/ {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -070024 model = "Qualcomm MSM 8974";
25 compatible = "qcom,msm8974";
Sathish Ambley4df614c2011-10-07 16:30:46 -070026 interrupt-parent = <&intc>;
27
28 intc: interrupt-controller@F9000000 {
29 compatible = "qcom,msm-qgic2";
30 interrupt-controller;
Michael Bohanc7224532012-01-06 16:02:52 -080031 #interrupt-cells = <3>;
Sathish Ambley4df614c2011-10-07 16:30:46 -070032 reg = <0xF9000000 0x1000>,
33 <0xF9002000 0x1000>;
34 };
Sathish Ambley3d50c762011-10-25 15:26:00 -070035
Sathish Ambleye046b242012-04-09 12:38:05 -070036 msmgpio: gpio@fd510000 {
Michael Bohan0425f6f2012-01-17 14:36:39 -080037 compatible = "qcom,msm-gpio";
38 interrupt-controller;
39 #interrupt-cells = <2>;
Sathish Ambleye046b242012-04-09 12:38:05 -070040 reg = <0xfd510000 0x4000>;
41 #gpio-cells = <2>;
Michael Bohan0425f6f2012-01-17 14:36:39 -080042 };
43
Sathish Ambley098f9bd2011-11-09 16:32:53 -080044 timer {
Sathish Ambley2f27a172012-03-16 10:46:28 -070045 compatible = "qcom,msm-qtimer", "arm,armv7-timer";
Sathish Ambleyddd099e2012-04-25 13:24:47 -070046 interrupts = <1 2 0 1 3 0>;
Sathish Ambley2f27a172012-03-16 10:46:28 -070047 clock-frequency = <19200000>;
Sathish Ambley098f9bd2011-11-09 16:32:53 -080048 };
49
Praneeth Paladugu4b73ec82012-02-08 12:55:59 -080050 qcom,vidc@fdc00000 {
51 compatible = "qcom,msm-vidc";
52 reg = <0xfdc00000 0xff000>;
53 interrupts = <0 44 0>;
54 };
55
David Brown225abee2012-02-09 22:28:50 -080056 serial@f991f000 {
Sathish Ambley3d50c762011-10-25 15:26:00 -070057 compatible = "qcom,msm-lsuart-v14";
David Brown225abee2012-02-09 22:28:50 -080058 reg = <0xf991f000 0x1000>;
Michael Bohanc7224532012-01-06 16:02:52 -080059 interrupts = <0 109 0>;
Sathish Ambley3d50c762011-10-25 15:26:00 -070060 };
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +053061
Sathish Ambley9d69ac32012-03-21 10:28:26 -070062 serial@f995e000 {
63 compatible = "qcom,msm-lsuart-v14";
64 reg = <0xf995e000 0x1000>;
65 interrupts = <0 114 0>;
66 };
67
David Brown225abee2012-02-09 22:28:50 -080068 usb@f9a55000 {
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +053069 compatible = "qcom,hsusb-otg";
David Brown225abee2012-02-09 22:28:50 -080070 reg = <0xf9a55000 0x400>;
Michael Bohanc7224532012-01-06 16:02:52 -080071 interrupts = <0 134 0>;
Michael Bohane66a3a92012-03-26 12:47:28 -070072 HSUSB_VDDCX-supply = <&pm8841_s2>;
73 HSUSB_1p8-supply = <&pm8941_l6>;
74 HSUSB_3p3-supply = <&pm8941_l24>;
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +053075
76 qcom,hsusb-otg-phy-type = <2>;
77 qcom,hsusb-otg-mode = <1>;
78 qcom,hsusb-otg-otg-control = <1>;
79 };
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +053080
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +053081 qcom,sdcc@f9824000 {
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +053082 cell-index = <1>;
83 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +053084 reg = <0xf9824000 0x1000>;
Michael Bohanc7224532012-01-06 16:02:52 -080085 interrupts = <0 123 0>;
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +053086 vdd-supply = <&pm8941_l20>;
87 vdd-io-supply = <&pm8941_s3>;
88
89 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
90 qcom,sdcc-vdd-current_level = <800 500000>;
91
92 qcom,sdcc-vdd-io-always_on;
93 qcom,sdcc-vdd-io-voltage_level = <1800000 1800000>;
94 qcom,sdcc-vdd-io-current_level = <250 154000>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +053095
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +053096 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
97 qcom,sdcc-sup-voltages = <2950 2950>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +053098 qcom,sdcc-bus-width = <8>;
Subhash Jadavani56e0eaa2012-03-13 18:06:04 +053099 qcom,sdcc-hs200;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530100 qcom,sdcc-nonremovable;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530101 };
102
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530103 qcom,sdcc@f98a4000 {
104 cell-index = <2>;
105 compatible = "qcom,msm-sdcc";
106 reg = <0xf98a4000 0x1000>;
107 interrupts = <0 125 0>;
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +0530108 vdd-supply = <&pm8941_l21>;
109 vdd-io-supply = <&pm8941_l13>;
110
111 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
112 qcom,sdcc-vdd-current_level = <9000 800000>;
113
114 qcom,sdcc-vdd-io-always_on;
115 qcom,sdcc-vdd-io-lpm_sup;
116 qcom,sdcc-vdd-io-voltage_level = <1800000 2950000>;
117 qcom,sdcc-vdd-io-current_level = <6 22000>;
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530118
119 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
120 qcom,sdcc-sup-voltages = <2950 2950>;
121 qcom,sdcc-bus-width = <4>;
122 };
123
124 qcom,sdcc@f9864000 {
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530125 cell-index = <3>;
126 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530127 reg = <0xf9864000 0x1000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800128 interrupts = <0 127 0>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530129
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530130 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
131 qcom,sdcc-sup-voltages = <1800 1800>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530132 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530133 status = "disable";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530134 };
135
136 qcom,sdcc@f98e4000 {
137 cell-index = <4>;
138 compatible = "qcom,msm-sdcc";
139 reg = <0xf98e4000 0x1000>;
140 interrupts = <0 129 0>;
141
142 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
143 qcom,sdcc-sup-voltages = <1800 1800>;
144 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530145 status = "disable";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530146 };
Yan He1466daa2011-11-30 17:25:38 -0800147
David Brown225abee2012-02-09 22:28:50 -0800148 qcom,sps@f9980000 {
Yan He1466daa2011-11-30 17:25:38 -0800149 compatible = "qcom,msm_sps";
David Brown225abee2012-02-09 22:28:50 -0800150 reg = <0xf9984000 0x15000>,
151 <0xf9999000 0xb000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800152 interrupts = <0 94 0>;
Yan He1466daa2011-11-30 17:25:38 -0800153
154 qcom,bam-dma-res-pipes = <6>;
155 };
156
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700157
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700158 spi@f9924000 {
159 compatible = "qcom,spi-qup-v2";
160 reg = <0xf9924000 0x1000>;
Michael Bohan857c8ac2012-01-23 16:57:34 -0800161 interrupts = <0 96 0>;
Vikram Mulukutla703e5722012-05-24 21:53:40 -0700162 spi-max-frequency = <25000000>;
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700163 };
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700164
Sagar Dhariaa316a962012-03-21 16:13:22 -0600165 slim@fe12f000 {
166 cell-index = <1>;
167 compatible = "qcom,slim-msm";
168 reg = <0xfe12f000 0x35000>,
169 <0xfe104000 0x20000>;
170 reg-names = "slimbus_physical", "slimbus_bam_physical";
171 interrupts = <0 163 0 0 164 0>;
172 interrupt-names = "slimbus_irq", "slimbus_bam_irq";
173 qcom,min-clk-gear = <10>;
174 };
175
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700176 qcom,spmi@fc4c0000 {
177 cell-index = <0>;
178 compatible = "qcom,spmi-pmic-arb";
179 reg = <0xfc4cf000 0x1000>,
180 <0Xfc4cb000 0x1000>;
181 /* 190,ee0_krait_hlos_spmi_periph_irq */
182 /* 187,channel_0_krait_hlos_trans_done_irq */
183 interrupts = <0 190 0 0 187 0>;
184 qcom,pmic-arb-ee = <0>;
185 qcom,pmic-arb-channel = <0>;
Gilad Avidova11c0b52012-02-15 15:30:49 -0700186 qcom,pmic-arb-ppid-map = <0x13000000>, /* PM8941_LDO1 */
187 <0x13100001>, /* PM8941_LDO2 */
188 <0x13200002>, /* PM8941_LDO3 */
189 <0x13300003>, /* PM8941_LDO4 */
190 <0x13400004>, /* PM8941_LDO5 */
191 <0x13500005>, /* PM8941_LDO6 */
192 <0x13600006>, /* PM8941_LDO7 */
193 <0x13700007>, /* PM8941_LDO8 */
194 <0x13800008>, /* PM8941_LDO9 */
195 <0x13900009>, /* PM8941_LDO10 */
196 <0x13a0000a>, /* PM8941_LDO11 */
197 <0x13b0000b>, /* PM8941_LDO12 */
198 <0x13c0000c>, /* PM8941_LDO13 */
199 <0x13d0000d>, /* PM8941_LDO14 */
200 <0x13e0000e>, /* PM8941_LDO15 */
201 <0x13f0000f>, /* PM8941_LDO16 */
202 <0x14000010>, /* PM8941_LDO17 */
203 <0x14100011>, /* PM8941_LDO18 */
204 <0x14200012>, /* PM8941_LDO19 */
205 <0x14300013>, /* PM8941_LDO20 */
206 <0x14400014>, /* PM8941_LDO21 */
207 <0x14500015>, /* PM8941_LDO22 */
208 <0x14600016>, /* PM8941_LDO23 */
209 <0x14700017>, /* PM8941_LDO24 */
210 <0x14800018>, /* PM8941_LDO25 */
211 <0x14900019>, /* PM8941_LDO26 */
212 <0x0c00001a>, /* PM8941_GPIO1 */
213 <0x0c10001b>, /* PM8941_GPIO2 */
214 <0x0c20001c>, /* PM8941_GPIO3 */
215 <0x0c30001d>, /* PM8941_GPIO4 */
216 <0x0c40001e>, /* PM8941_GPIO5 */
217 <0x0c50001f>, /* PM8941_GPIO6 */
218 <0x0c600020>, /* PM8941_GPIO7 */
219 <0x0c700021>, /* PM8941_GPIO8 */
220 <0x0c800022>, /* PM8941_GPIO9 */
221 <0x0c900023>, /* PM8941_GPIO10 */
222 <0x0ca00024>, /* PM8941_GPIO11 */
223 <0x0cb00025>, /* PM8941_GPIO12 */
224 <0x0cc00026>, /* PM8941_GPIO13 */
225 <0x0cd00027>, /* PM8941_GPIO14 */
226 <0x0ce00028>, /* PM8941_GPIO15 */
227 <0x0cf00029>, /* PM8941_GPIO16 */
228 <0x0d00002a>, /* PM8941_GPIO17 */
229 <0x0d10002b>, /* PM8941_GPIO18 */
230 <0x0d20002c>, /* PM8941_GPIO19 */
231 <0x0d30002d>, /* PM8941_GPIO20 */
232 <0x0d40002e>, /* PM8941_GPIO21 */
233 <0x0d50002f>, /* PM8941_GPIO22 */
234 <0x0d600030>, /* PM8941_GPIO23 */
235 <0x0d700031>, /* PM8941_GPIO24 */
236 <0x0d800032>, /* PM8941_GPIO25 */
237 <0x0d900033>, /* PM8941_GPIO26 */
238 <0x0da00034>, /* PM8941_GPIO27 */
239 <0x0db00035>, /* PM8941_GPIO28 */
240 <0x0dc00036>, /* PM8941_GPIO29 */
241 <0x0dd00037>, /* PM8941_GPIO30 */
242 <0x0de00038>, /* PM8941_GPIO31 */
243 <0x0df00039>, /* PM8941_GPIO32 */
244 <0x0e00003a>, /* PM8941_GPIO33 */
245 <0x0e10003b>, /* PM8941_GPIO34 */
246 <0x0e20003c>, /* PM8941_GPIO35 */
247 <0x0e30003d>, /* PM8941_GPIO36 */
248 <0x0280003e>, /* COINCELL */
249 <0x0100003f>, /* SMBC_OVP */
250 <0x01100040>, /* SMBC_CHG */
251 <0x01200041>, /* SMBC_BIF */
252 <0x00500042>, /* INTERRUPT */
253 <0x00100043>, /* PM8941_0 */
254 <0x20100044>, /* PM8841_0 */
255 <0x10100045>, /* PM8941_1 */
256 <0x30100046>, /* PM8841_1 */
257 <0x00800047>, /* PON0 */
258 <0x20800048>, /* PON1 */
259 <0x11000049>, /* PM8941_SMPS1 */
260 <0x1110004a>, /* PM8941_SMPS2 */
261 <0x1120004b>, /* PM8941_SMPS3 */
262 <0x3100004c>, /* PM8841_SMPS1 */
263 <0x3110004d>, /* PM8841_SMPS2 */
264 <0x3120004e>, /* PM8841_SMPS3 */
265 <0x3130004f>, /* PM8841_SMPS4 */
266 <0x31400050>, /* PM8841_SMPS5 */
267 <0x31500051>, /* PM8841_SMPS6 */
268 <0x31600052>, /* PM8841_SMPS7 */
269 <0x31700053>, /* PM8841_SMPS8 */
270 <0x05000054>, /* SHARED_XO */
271 <0x05100055>, /* BB_CLK1 */
272 <0x05200056>, /* BB_CLK2 */
273 <0x05900057>, /* SLEEP_CLK */
274 <0x07000058>, /* PBS_CORE */
275 <0x07100059>, /* PBS_CLIENT1 */
276 <0x0720005a>; /* PBS_CLIENT2 */
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700277 };
Sagar Dharia218edb92012-01-15 18:03:01 -0700278
279 i2c@f9966000 {
280 cell-index = <0>;
281 compatible = "qcom,i2c-qup";
282 reg = <0Xf9966000 0x1000>;
283 reg-names = "qup_phys_addr";
284 interrupts = <0 104 0>;
285 interrupt-names = "qup_err_intr";
286 qcom,i2c-bus-freq = <100000>;
287 qcom,i2c-src-freq = <24000000>;
288 };
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800289
Matt Wagantall48523022012-04-23 13:28:42 -0700290 qcom,acpuclk@f9000000 {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700291 compatible = "qcom,acpuclk-8974";
Matt Wagantallbf9eb2c2012-05-31 09:44:22 -0700292 krait0-supply = <&krait0_vreg>;
293 krait1-supply = <&krait1_vreg>;
294 krait2-supply = <&krait2_vreg>;
295 krait3-supply = <&krait3_vreg>;
David Collins1c91ea72012-05-03 16:17:35 -0700296 krait0_mem-supply = <&pm8841_s1_ao>;
297 krait1_mem-supply = <&pm8841_s1_ao>;
298 krait2_mem-supply = <&pm8841_s1_ao>;
299 krait3_mem-supply = <&pm8841_s1_ao>;
300 krait0_dig-supply = <&pm8841_s2_corner_ao>;
301 krait1_dig-supply = <&pm8841_s2_corner_ao>;
302 krait2_dig-supply = <&pm8841_s2_corner_ao>;
303 krait3_dig-supply = <&pm8841_s2_corner_ao>;
Matt Wagantall337cdb72012-06-29 12:07:27 -0700304 krait0_hfpll_a-supply = <&pm8941_s2_ao>;
305 krait1_hfpll_a-supply = <&pm8941_s2_ao>;
306 krait2_hfpll_a-supply = <&pm8941_s2_ao>;
307 krait3_hfpll_a-supply = <&pm8941_s2_ao>;
308 l2_hfpll_a-supply = <&pm8941_s2_ao>;
309 krait0_hfpll_b-supply = <&pm8941_l12_ao>;
310 krait1_hfpll_b-supply = <&pm8941_l12_ao>;
311 krait2_hfpll_b-supply = <&pm8941_l12_ao>;
312 krait3_hfpll_b-supply = <&pm8941_l12_ao>;
313 l2_hfpll_b-supply = <&pm8941_l12_ao>;
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800314 };
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200315
316 qcom,ssusb@F9200000 {
317 compatible = "qcom,dwc-usb3-msm";
Manu Gautam8c642812012-06-07 10:35:10 +0530318 reg = <0xF9200000 0xFA000>;
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200319 interrupts = <0 131 0>;
Manu Gautam60e01352012-05-29 09:00:34 +0530320 SSUSB_VDDCX-supply = <&pm8841_s2>;
321 SSUSB_1p8-supply = <&pm8941_l6>;
322 HSUSB_VDDCX-supply = <&pm8841_s2>;
323 HSUSB_1p8-supply = <&pm8941_l6>;
324 HSUSB_3p3-supply = <&pm8941_l24>;
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200325 qcom,dwc-usb3-msm-dbm-eps = <4>;
326 };
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700327
Matt Wagantallfc727212012-01-06 18:18:25 -0800328 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
329 parent-supply = <&pm8841_s4>;
330 };
331
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700332 qcom,lpass@fe200000 {
333 compatible = "qcom,pil-q6v5-lpass";
334 reg = <0xfe200000 0x00100>,
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700335 <0xfd485100 0x00010>;
336
Matt Wagantall6e6b8cd2012-05-24 12:42:24 -0700337 qcom,firmware-name = "adsp";
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700338 };
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800339
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700340 qcom,msm-pcm {
341 compatible = "qcom,msm-pcm-dsp";
342 };
343
344 qcom,msm-pcm-routing {
345 compatible = "qcom,msm-pcm-routing";
346 };
347
348 qcom,msm-pcm-lpa {
349 compatible = "qcom,msm-pcm-lpa";
350 };
351
352 qcom,msm-voip-dsp {
353 compatible = "qcom,msm-voip-dsp";
354 };
355
356 qcom,msm-stub-codec {
357 compatible = "qcom,msm-stub-codec";
358 };
359
360 qcom,msm-dai-fe {
361 compatible = "qcom,msm-dai-fe";
362 };
363
364 qcom,msm-dai-q6 {
365 compatible = "qcom,msm-dai-q6";
366 qcom,msm-cpudai-auxpcm-clk = "pcm_clk";
367 qcom,msm-cpudai-auxpcm-mode = <0>;
368 qcom,msm-cpudai-auxpcm-sync = <1>;
369 qcom,msm-cpudai-auxpcm-frame = <5>;
370 qcom,msm-cpudai-auxpcm-quant = <2>;
371 qcom,msm-cpudai-auxpcm-slot = <1>;
372 qcom,msm-cpudai-auxpcm-data = <0>;
373 qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>;
374
375 qcom,msm-dai-q6-rx {
376 qcom,msm-dai-q6-id = <4106>;
377 };
378 qcom,msm-dai-q6-tx {
379 qcom,msm-dai-q6-id = <4107>;
380 };
381 };
382
383 qcom,msm-pcm-hostless {
384 compatible = "qcom,msm-pcm-hostless";
385 };
386
Matt Wagantall4e2599e2012-03-21 22:31:35 -0700387 qcom,mss@fc880000 {
388 compatible = "qcom,pil-q6v5-mss";
389 reg = <0xfc880000 0x100>,
390 <0xfd485000 0x400>,
391 <0xfc820000 0x020>,
392 <0xfc401680 0x004>;
393 vdd_mss-supply = <&pm8841_s3>;
394
395 qcom,firmware-name = "mba";
396 qcom,pil-self-auth = <1>;
397 };
398
Matt Wagantalle6e00d52012-03-08 17:39:07 -0800399 qcom,mba@fc820000 {
400 compatible = "qcom,pil-mba";
401 reg = <0xfc820000 0x0020>,
402 <0x0d1fc000 0x4000>;
403
404 qcom,firmware-name = "modem";
405 qcom,depends-on = "mba";
406 };
407
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800408 qcom,pronto@fb21b000 {
409 compatible = "qcom,pil-pronto";
410 reg = <0xfb21b000 0x3000>,
411 <0xfc401700 0x4>,
412 <0xfd485300 0xc>;
413 vdd_pronto_pll-supply = <&pm8941_l12>;
414
415 qcom,firmware-name = "wcnss";
416 };
Naveen Ramaraj51f5e8b2012-04-09 15:58:40 -0700417
418 qcom,ocmem@fdd00000 {
419 compatible = "qcom,msm_ocmem";
420 };
Mahesh Sivasubramanian3f0d0c72012-05-04 17:35:55 -0600421
422 qcom,rpm-smd {
423 compatible = "qcom,rpm-smd";
424 rpm-channel-name = "rpm_requests";
425 rpm-channel-type = <15>; /* SMD_APPS_RPM */
426 };
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700427
428 qcom,msm-rng@f9bff000 {
429 compatible = "qcom,msm-rng";
430 reg = <0xf9bff000 0x200>;
431 };
Ramesh Masavarapufb1f01e2012-06-14 09:40:40 -0700432
433 qcom,qseecom@fe806000 {
434 compatible = "qcom,qseecom";
435 };
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700436
437 qcom,mdss_mdp@fd900000 {
438 cell-index = <0>;
439 compatible = "qcom,mdss_mdp";
440 reg = <0xfd900000 0x22100>;
441 interrupts = <0 72 0>;
Matt Wagantall37320fb2012-06-26 14:50:28 -0700442 vdd-supply = <&gdsc_mdss>;
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700443 };
444
445 qcom,mdss_wb_panel {
446 cell-index = <1>;
447 compatible = "qcom,mdss_wb";
448 qcom,mdss_pan_res = <640 480>;
449 qcom,mdss_pan_bpp = <24>;
450 };
Hanumant72aec702012-06-25 11:51:07 -0700451
452 qcom,wdt@f9017000 {
453 compatible = "qcom,msm-watchdog";
454 reg = <0xf9017000 0x1000>;
455 interrupts = <0 3 0 0 4 0>;
456 qcom,bark-time = <11000>;
457 qcom,pet-time = <10000>;
458 qcom,ipi-ping = <1>;
459 };
Sathish Ambley4df614c2011-10-07 16:30:46 -0700460};