blob: a1612958a59eb0f754ea86fcf835fd2ece52c62d [file] [log] [blame]
Quinn Jensen52c543f2007-07-09 22:06:53 +01001if ARCH_MXC
2
3menu "Freescale MXC Implementations"
4
5choice
Juergen Beisert1bd55a42008-07-05 10:03:02 +02006 prompt "MXC/iMX Base Type"
Robert Schwebeld2db9aa2008-04-02 10:29:30 +01007 default ARCH_MX3
Quinn Jensen52c543f2007-07-09 22:06:53 +01008
Juergen Beisert1bd55a42008-07-05 10:03:02 +02009config ARCH_MX2
10 bool "MX2-based"
Russell Kingc7508152008-10-26 10:55:14 +000011 select CPU_ARM926T
Juergen Beisert1bd55a42008-07-05 10:03:02 +020012 help
13 This enables support for systems based on the Freescale i.MX2 family
14
Quinn Jensen52c543f2007-07-09 22:06:53 +010015config ARCH_MX3
16 bool "MX3-based"
Russell Kingc7508152008-10-26 10:55:14 +000017 select CPU_V6
Quinn Jensen52c543f2007-07-09 22:06:53 +010018 help
19 This enables support for systems based on the Freescale i.MX3 family
20
21endchoice
22
Juergen Beisert1bd55a42008-07-05 10:03:02 +020023source "arch/arm/mach-mx2/Kconfig"
Quinn Jensen52c543f2007-07-09 22:06:53 +010024source "arch/arm/mach-mx3/Kconfig"
25
26endmenu
27
Darius Augulis479c9012008-09-09 11:29:41 +020028config MXC_IRQ_PRIOR
29 bool "Use IRQ priority"
30 depends on ARCH_MXC
31 help
32 Select this if you want to use prioritized IRQ handling.
33 This feature prevents higher priority ISR to be interrupted
34 by lower priority IRQ even IRQF_DISABLED flag is not set.
35 This may be useful in embedded applications, where are strong
36 requirements for timing.
37 Say N here, unless you have a specialized requirement.
38
Quinn Jensen52c543f2007-07-09 22:06:53 +010039endif