blob: 28c79bd0a3a0da9c7fd741c24534e3cf62fc7e4c [file] [log] [blame]
Jürgen Schindele326764a2006-06-29 16:01:43 +01001/*
2 * linux/arch/arm/mach-pxa/trizeps4.c
3 *
4 * Support for the Keith und Koep Trizeps4 Module Platform.
5 *
6 * Author: Jürgen Schindele
7 * Created: 20 02, 2006
8 * Copyright: Jürgen Schindele
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/init.h>
16#include <linux/kernel.h>
17#include <linux/platform_device.h>
18#include <linux/sysdev.h>
19#include <linux/interrupt.h>
20#include <linux/sched.h>
21#include <linux/bitops.h>
22#include <linux/fb.h>
23#include <linux/ioport.h>
24#include <linux/delay.h>
25#include <linux/serial_8250.h>
26#include <linux/mtd/mtd.h>
Jürgen Schindelec9184f52007-05-07 19:48:44 +010027#include <linux/mtd/physmap.h>
Jürgen Schindele326764a2006-06-29 16:01:43 +010028#include <linux/mtd/partitions.h>
29
30#include <asm/types.h>
31#include <asm/setup.h>
32#include <asm/memory.h>
33#include <asm/mach-types.h>
34#include <asm/hardware.h>
35#include <asm/irq.h>
36#include <asm/sizes.h>
37
38#include <asm/mach/arch.h>
39#include <asm/mach/map.h>
40#include <asm/mach/irq.h>
41#include <asm/mach/flash.h>
42
43#include <asm/arch/pxa-regs.h>
44#include <asm/arch/trizeps4.h>
45#include <asm/arch/audio.h>
46#include <asm/arch/pxafb.h>
47#include <asm/arch/mmc.h>
48#include <asm/arch/irda.h>
49#include <asm/arch/ohci.h>
50
51#include "generic.h"
52
53/********************************************************************************************
54 * ONBOARD FLASH
55 ********************************************************************************************/
56static struct mtd_partition trizeps4_partitions[] = {
57 {
58 .name = "Bootloader",
Jürgen Schindelec9184f52007-05-07 19:48:44 +010059 .offset = 0x00000000,
Jürgen Schindele326764a2006-06-29 16:01:43 +010060 .size = 0x00040000,
Jürgen Schindele326764a2006-06-29 16:01:43 +010061 .mask_flags = MTD_WRITEABLE /* force read-only */
62 },{
Jürgen Schindelec9184f52007-05-07 19:48:44 +010063 .name = "Backup",
64 .offset = 0x00040000,
65 .size = 0x00040000,
Jürgen Schindele326764a2006-06-29 16:01:43 +010066 },{
Jürgen Schindelec9184f52007-05-07 19:48:44 +010067 .name = "Image",
68 .offset = 0x00080000,
69 .size = 0x01080000,
70 },{
71 .name = "IPSM",
72 .offset = 0x01100000,
73 .size = 0x00e00000,
74 },{
75 .name = "Registry",
76 .offset = 0x01f00000,
Jürgen Schindele326764a2006-06-29 16:01:43 +010077 .size = MTDPART_SIZ_FULL,
Jürgen Schindele326764a2006-06-29 16:01:43 +010078 }
79};
80
Jürgen Schindelec9184f52007-05-07 19:48:44 +010081static struct physmap_flash_data trizeps4_flash_data[] = {
Jürgen Schindele326764a2006-06-29 16:01:43 +010082 {
Jürgen Schindelec9184f52007-05-07 19:48:44 +010083 .width = 4, /* bankwidth in bytes */
Jürgen Schindele326764a2006-06-29 16:01:43 +010084 .parts = trizeps4_partitions,
85 .nr_parts = ARRAY_SIZE(trizeps4_partitions)
86 }
87};
88
89static struct resource flash_resource = {
90 .start = PXA_CS0_PHYS,
Jürgen Schindelec9184f52007-05-07 19:48:44 +010091 .end = PXA_CS0_PHYS + SZ_32M - 1,
Jürgen Schindele326764a2006-06-29 16:01:43 +010092 .flags = IORESOURCE_MEM,
93};
94
95static struct platform_device flash_device = {
Jürgen Schindelec9184f52007-05-07 19:48:44 +010096 .name = "physmap-flash",
Jürgen Schindele326764a2006-06-29 16:01:43 +010097 .id = 0,
98 .dev = {
Jürgen Schindelec9184f52007-05-07 19:48:44 +010099 .platform_data = trizeps4_flash_data,
Jürgen Schindele326764a2006-06-29 16:01:43 +0100100 },
101 .resource = &flash_resource,
102 .num_resources = 1,
103};
104
105/********************************************************************************************
106 * DAVICOM DM9000 Ethernet
107 ********************************************************************************************/
108static struct resource dm9000_resources[] = {
109 [0] = {
110 .start = TRIZEPS4_ETH_PHYS+0x300,
111 .end = TRIZEPS4_ETH_PHYS+0x400-1,
112 .flags = IORESOURCE_MEM,
113 },
114 [1] = {
115 .start = TRIZEPS4_ETH_PHYS+0x8300,
116 .end = TRIZEPS4_ETH_PHYS+0x8400-1,
117 .flags = IORESOURCE_MEM,
118 },
119 [2] = {
120 .start = TRIZEPS4_ETH_IRQ,
121 .end = TRIZEPS4_ETH_IRQ,
122 .flags = (IORESOURCE_IRQ | IRQT_RISING),
123 },
124};
125
126static struct platform_device dm9000_device = {
127 .name = "dm9000",
128 .id = -1,
129 .num_resources = ARRAY_SIZE(dm9000_resources),
130 .resource = dm9000_resources,
131};
132
133/********************************************************************************************
134 * PXA270 serial ports
135 ********************************************************************************************/
136static struct plat_serial8250_port tri_serial_ports[] = {
137#ifdef CONFIG_SERIAL_PXA
138 /* this uses the own PXA driver */
139 {
140 0,
141 },
142#else
143 /* this uses the generic 8520 driver */
144 [0] = {
145 .membase = (void *)&FFUART,
146 .irq = IRQ_FFUART,
147 .flags = UPF_BOOT_AUTOCONF,
148 .iotype = UPIO_MEM32,
149 .regshift = 2,
150 .uartclk = (921600*16),
151 },
152 [1] = {
153 .membase = (void *)&BTUART,
154 .irq = IRQ_BTUART,
155 .flags = UPF_BOOT_AUTOCONF,
156 .iotype = UPIO_MEM32,
157 .regshift = 2,
158 .uartclk = (921600*16),
159 },
160 {
161 0,
162 },
163#endif
164};
165
166static struct platform_device uart_devices = {
167 .name = "serial8250",
168 .id = 0,
169 .dev = {
170 .platform_data = tri_serial_ports,
171 },
172 .num_resources = 0,
173 .resource = NULL,
174};
175
176/********************************************************************************************
177 * PXA270 ac97 sound codec
178 ********************************************************************************************/
179static struct platform_device ac97_audio_device = {
180 .name = "pxa2xx-ac97",
181 .id = -1,
182};
183
184static struct platform_device * trizeps4_devices[] __initdata = {
185 &flash_device,
186 &uart_devices,
187 &dm9000_device,
188 &ac97_audio_device,
189};
190
191#ifdef CONFIG_MACH_TRIZEPS4_CONXS
192static short trizeps_conxs_bcr;
193
194/* PCCARD power switching supports only 3,3V */
195void board_pcmcia_power(int power)
196{
197 if (power) {
198 /* switch power on, put in reset and enable buffers */
199 trizeps_conxs_bcr |= power;
200 trizeps_conxs_bcr |= ConXS_BCR_CF_RESET;
201 trizeps_conxs_bcr &= ~(ConXS_BCR_CF_BUF_EN);
202 ConXS_BCR = trizeps_conxs_bcr;
203 /* wait a little */
204 udelay(2000);
205 /* take reset away */
206 trizeps_conxs_bcr &= ~(ConXS_BCR_CF_RESET);
207 ConXS_BCR = trizeps_conxs_bcr;
208 udelay(2000);
209 } else {
210 /* put in reset */
211 trizeps_conxs_bcr |= ConXS_BCR_CF_RESET;
212 ConXS_BCR = trizeps_conxs_bcr;
213 udelay(1000);
214 /* switch power off */
215 trizeps_conxs_bcr &= ~(0xf);
216 ConXS_BCR = trizeps_conxs_bcr;
217
218 }
219 pr_debug("%s: o%s 0x%x\n", __FUNCTION__, power ? "n": "ff", trizeps_conxs_bcr);
220}
221
222/* backlight power switching for LCD panel */
223static void board_backlight_power(int on)
224{
225 if (on) {
226 trizeps_conxs_bcr |= ConXS_BCR_L_DISP;
227 } else {
228 trizeps_conxs_bcr &= ~ConXS_BCR_L_DISP;
229 }
230 pr_debug("%s: o%s 0x%x\n", __FUNCTION__, on ? "n" : "ff", trizeps_conxs_bcr);
231 ConXS_BCR = trizeps_conxs_bcr;
232}
233
234/* Powersupply for MMC/SD cardslot */
235static void board_mci_power(struct device *dev, unsigned int vdd)
236{
237 struct pxamci_platform_data* p_d = dev->platform_data;
238
239 if (( 1 << vdd) & p_d->ocr_mask) {
240 pr_debug("%s: on\n", __FUNCTION__);
241 /* FIXME fill in values here */
242 } else {
243 pr_debug("%s: off\n", __FUNCTION__);
244 /* FIXME fill in values here */
245 }
246}
247
248static short trizeps_conxs_ircr;
249
250/* Switch modes and Power for IRDA receiver */
251static void board_irda_mode(struct device *dev, int mode)
252{
253 unsigned long flags;
254
255 local_irq_save(flags);
256 if (mode & IR_SIRMODE) {
257 /* Slow mode */
258 trizeps_conxs_ircr &= ~ConXS_IRCR_MODE;
259 } else if (mode & IR_FIRMODE) {
260 /* Fast mode */
261 trizeps_conxs_ircr |= ConXS_IRCR_MODE;
262 }
263 if (mode & IR_OFF) {
264 trizeps_conxs_ircr |= ConXS_IRCR_SD;
265 } else {
266 trizeps_conxs_ircr &= ~ConXS_IRCR_SD;
267 }
268 /* FIXME write values to register */
269 local_irq_restore(flags);
270}
271
272#else
273/* for other baseboards define dummies */
274void board_pcmcia_power(int power) {;}
275#define board_backlight_power NULL
276#define board_mci_power NULL
277#define board_irda_mode NULL
278
279#endif /* CONFIG_MACH_TRIZEPS4_CONXS */
280EXPORT_SYMBOL(board_pcmcia_power);
281
David Howells40220c12006-10-09 12:19:47 +0100282static int trizeps4_mci_init(struct device *dev, irq_handler_t mci_detect_int, void *data)
Jürgen Schindele326764a2006-06-29 16:01:43 +0100283{
284 int err;
285 /* setup GPIO for PXA27x MMC controller */
286 pxa_gpio_mode(GPIO32_MMCCLK_MD);
287 pxa_gpio_mode(GPIO112_MMCCMD_MD);
288 pxa_gpio_mode(GPIO92_MMCDAT0_MD);
289 pxa_gpio_mode(GPIO109_MMCDAT1_MD);
290 pxa_gpio_mode(GPIO110_MMCDAT2_MD);
291 pxa_gpio_mode(GPIO111_MMCDAT3_MD);
292
293 pxa_gpio_mode(GPIO_MMC_DET | GPIO_IN);
294
Thomas Gleixner52e405e2006-07-03 02:20:05 +0200295 err = request_irq(TRIZEPS4_MMC_IRQ, mci_detect_int,
296 IRQF_DISABLED | IRQF_TRIGGER_RISING,
297 "MMC card detect", data);
Jürgen Schindele326764a2006-06-29 16:01:43 +0100298 if (err) {
299 printk(KERN_ERR "trizeps4_mci_init: MMC/SD: can't request MMC card detect IRQ\n");
300 return -1;
301 }
302 return 0;
303}
304
305static void trizeps4_mci_exit(struct device *dev, void *data)
306{
307 free_irq(TRIZEPS4_MMC_IRQ, data);
308}
309
310static struct pxamci_platform_data trizeps4_mci_platform_data = {
311 .ocr_mask = MMC_VDD_32_33|MMC_VDD_33_34,
312 .init = trizeps4_mci_init,
313 .exit = trizeps4_mci_exit,
314 .setpower = board_mci_power,
315};
316
317static struct pxaficp_platform_data trizeps4_ficp_platform_data = {
318 .transceiver_cap = IR_SIRMODE | IR_FIRMODE | IR_OFF,
319 .transceiver_mode = board_irda_mode,
320};
321
322static int trizeps4_ohci_init(struct device *dev)
323{
324 /* setup Port1 GPIO pin. */
325 pxa_gpio_mode( 88 | GPIO_ALT_FN_1_IN); /* USBHPWR1 */
326 pxa_gpio_mode( 89 | GPIO_ALT_FN_2_OUT); /* USBHPEN1 */
327
328 /* Set the Power Control Polarity Low and Power Sense
329 Polarity Low to active low. */
330 UHCHR = (UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
331 ~(UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSEP3 | UHCHR_SSE);
332
333 return 0;
334}
335
336static void trizeps4_ohci_exit(struct device *dev)
337{
338 ;
339}
340
341static struct pxaohci_platform_data trizeps4_ohci_platform_data = {
342 .port_mode = PMM_PERPORT_MODE,
343 .init = trizeps4_ohci_init,
344 .exit = trizeps4_ohci_exit,
345};
346
347static struct map_desc trizeps4_io_desc[] __initdata = {
348 { /* ConXS CFSR */
349 .virtual = TRIZEPS4_CFSR_VIRT,
350 .pfn = __phys_to_pfn(TRIZEPS4_CFSR_PHYS),
351 .length = 0x00001000,
352 .type = MT_DEVICE
353 },
354 { /* ConXS BCR */
355 .virtual = TRIZEPS4_BOCR_VIRT,
356 .pfn = __phys_to_pfn(TRIZEPS4_BOCR_PHYS),
357 .length = 0x00001000,
358 .type = MT_DEVICE
359 },
360 { /* ConXS IRCR */
361 .virtual = TRIZEPS4_IRCR_VIRT,
362 .pfn = __phys_to_pfn(TRIZEPS4_IRCR_PHYS),
363 .length = 0x00001000,
364 .type = MT_DEVICE
365 },
366 { /* ConXS DCR */
367 .virtual = TRIZEPS4_DICR_VIRT,
368 .pfn = __phys_to_pfn(TRIZEPS4_DICR_PHYS),
369 .length = 0x00001000,
370 .type = MT_DEVICE
371 },
372 { /* ConXS UPSR */
373 .virtual = TRIZEPS4_UPSR_VIRT,
374 .pfn = __phys_to_pfn(TRIZEPS4_UPSR_PHYS),
375 .length = 0x00001000,
376 .type = MT_DEVICE
377 }
378};
379
Richard Purdied14b2722006-09-20 22:54:21 +0100380static struct pxafb_mode_info sharp_lcd_mode = {
Jürgen Schindele326764a2006-06-29 16:01:43 +0100381 .pixclock = 78000,
382 .xres = 640,
383 .yres = 480,
384 .bpp = 8,
385 .hsync_len = 4,
386 .left_margin = 4,
387 .right_margin = 4,
388 .vsync_len = 2,
389 .upper_margin = 0,
390 .lower_margin = 0,
391 .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
392 .cmap_greyscale = 0,
Richard Purdied14b2722006-09-20 22:54:21 +0100393};
394
395static struct pxafb_mach_info sharp_lcd = {
396 .modes = &sharp_lcd_mode,
397 .num_modes = 1,
Jürgen Schindele326764a2006-06-29 16:01:43 +0100398 .cmap_inverse = 0,
399 .cmap_static = 0,
400 .lccr0 = LCCR0_Color | LCCR0_Pas | LCCR0_Dual,
401 .lccr3 = 0x0340ff02,
402 .pxafb_backlight_power = board_backlight_power,
403};
404
Jürgen Schindelec9184f52007-05-07 19:48:44 +0100405static struct pxafb_mode_info toshiba_lcd_mode = {
406 .pixclock = 39720,
407 .xres = 640,
408 .yres = 480,
409 .bpp = 8,
410 .hsync_len = 63,
411 .left_margin = 12,
412 .right_margin = 12,
413 .vsync_len = 4,
414 .upper_margin = 32,
415 .lower_margin = 10,
416 .sync = 0,
417 .cmap_greyscale = 0,
418};
419
420static struct pxafb_mach_info toshiba_lcd = {
421 .modes = &toshiba_lcd_mode,
422 .num_modes = 1,
423 .cmap_inverse = 0,
424 .cmap_static = 0,
425 .lccr0 = LCCR0_Color | LCCR0_Act,
426 .lccr3 = 0x03400002,
427 .pxafb_backlight_power = board_backlight_power,
428};
429
Jürgen Schindele326764a2006-06-29 16:01:43 +0100430static void __init trizeps4_init(void)
431{
432 platform_add_devices(trizeps4_devices, ARRAY_SIZE(trizeps4_devices));
433
Jürgen Schindelec9184f52007-05-07 19:48:44 +0100434/* set_pxa_fb_info(&sharp_lcd); */
435 set_pxa_fb_info(&toshiba_lcd);
Jürgen Schindele326764a2006-06-29 16:01:43 +0100436
437 pxa_set_mci_info(&trizeps4_mci_platform_data);
438 pxa_set_ficp_info(&trizeps4_ficp_platform_data);
439 pxa_set_ohci_info(&trizeps4_ohci_platform_data);
440}
441
442static void __init trizeps4_map_io(void)
443{
444 pxa_map_io();
445 iotable_init(trizeps4_io_desc, ARRAY_SIZE(trizeps4_io_desc));
446
447 /* for DiskOnChip */
448 pxa_gpio_mode(GPIO15_nCS_1_MD);
449
450 /* for off-module PIC on ConXS board */
451 pxa_gpio_mode(GPIO_PIC | GPIO_IN);
452
453 /* UCB1400 irq */
454 pxa_gpio_mode(GPIO_UCB1400 | GPIO_IN);
455
456 /* for DM9000 LAN */
457 pxa_gpio_mode(GPIO78_nCS_2_MD);
458 pxa_gpio_mode(GPIO_DM9000 | GPIO_IN);
459
460 /* for PCMCIA device */
461 pxa_gpio_mode(GPIO_PCD | GPIO_IN);
462 pxa_gpio_mode(GPIO_PRDY | GPIO_IN);
463
464 /* for I2C adapter */
465 pxa_gpio_mode(GPIO117_I2CSCL_MD);
466 pxa_gpio_mode(GPIO118_I2CSDA_MD);
467
468 /* MMC_DET s.o. */
469 pxa_gpio_mode(GPIO_MMC_DET | GPIO_IN);
470
471 /* whats that for ??? */
472 pxa_gpio_mode(GPIO79_nCS_3_MD);
473
Jürgen Schindelec9184f52007-05-07 19:48:44 +0100474#ifdef CONFIG_LEDS
Jürgen Schindele326764a2006-06-29 16:01:43 +0100475 pxa_gpio_mode( GPIO_SYS_BUSY_LED | GPIO_OUT); /* LED1 */
476 pxa_gpio_mode( GPIO_HEARTBEAT_LED | GPIO_OUT); /* LED2 */
Jürgen Schindelec9184f52007-05-07 19:48:44 +0100477#endif
Jürgen Schindele326764a2006-06-29 16:01:43 +0100478#ifdef CONFIG_MACH_TRIZEPS4_CONXS
479#ifdef CONFIG_IDE_PXA_CF
480 /* if boot direct from compact flash dont disable power */
481 trizeps_conxs_bcr = 0x0009;
482#else
483 /* this is the reset value */
484 trizeps_conxs_bcr = 0x00A0;
485#endif
486 ConXS_BCR = trizeps_conxs_bcr;
487#endif
488
489 PWER = 0x00000002;
490 PFER = 0x00000000;
491 PRER = 0x00000002;
492 PGSR0 = 0x0158C000;
493 PGSR1 = 0x00FF0080;
494 PGSR2 = 0x0001C004;
495 /* Stop 3.6MHz and drive HIGH to PCMCIA and CS */
496 PCFR |= PCFR_OPDE;
497}
498
499MACHINE_START(TRIZEPS4, "Keith und Koep Trizeps IV module")
500 /* MAINTAINER("Jürgen Schindele") */
501 .phys_io = 0x40000000,
502 .io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
503 .boot_params = TRIZEPS4_SDRAM_BASE + 0x100,
Jürgen Schindele326764a2006-06-29 16:01:43 +0100504 .init_machine = trizeps4_init,
505 .map_io = trizeps4_map_io,
506 .init_irq = pxa_init_irq,
507 .timer = &pxa_timer,
508MACHINE_END
509