Blame - drivers/gpu/drm/radeon/r600d.h - android_kernel_htc_msm8960

2009-09-08 10:10:24 +1000

[diff] [blame]

/*

*

* Permission is hereby granted, free of charge, to any person obtaining a

6

* copy of this software and associated documentation files (the "Software"),

7

* to deal in the Software without restriction, including without limitation

8

* the rights to use, copy, modify, merge, publish, distribute, sublicense,

9

* and/or sell copies of the Software, and to permit persons to whom the

10

* Software is furnished to do so, subject to the following conditions:

11

*

12

* The above copyright notice and this permission notice shall be included in

13

* all copies or substantial portions of the Software.

14

*

15

* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

16

* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

17

* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL

18

* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR

19

* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,

20

* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

21

* OTHER DEALINGS IN THE SOFTWARE.

22

*

23

* Authors: Dave Airlie

* Alex Deucher

* Jerome Glisse

*/

#ifndef R600D_H

#define R600D_H

#define CP_PACKET2 0x80000000

31

#define PACKET2_PAD_SHIFT 0

32

#define PACKET2_PAD_MASK (0x3fffffff << 0)

33

34

#define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))

35

36

#define R6XX_MAX_SH_GPRS 256

37

#define R6XX_MAX_TEMP_GPRS 16

38

#define R6XX_MAX_SH_THREADS 256

39

#define R6XX_MAX_SH_STACK_ENTRIES 4096

40

#define R6XX_MAX_BACKENDS 8

41

#define R6XX_MAX_BACKENDS_MASK 0xff

42

#define R6XX_MAX_SIMDS 8

43

#define R6XX_MAX_SIMDS_MASK 0xff

44

#define R6XX_MAX_PIPES 8

45

#define R6XX_MAX_PIPES_MASK 0xff

46

47

/* PTE flags */

48

#define PTE_VALID (1 << 0)

49

#define PTE_SYSTEM (1 << 1)

50

#define PTE_SNOOPED (1 << 2)

51

#define PTE_READABLE (1 << 5)

52

#define PTE_WRITEABLE (1 << 6)

53

54

/* Registers */

55

#define ARB_POP 0x2418

56

#define ENABLE_TC128 (1 << 30)

57

#define ARB_GDEC_RD_CNTL 0x246C

58

59

#define CC_GC_SHADER_PIPE_CONFIG 0x8950

60

#define CC_RB_BACKEND_DISABLE 0x98F4

61

#define BACKEND_DISABLE(x) ((x) << 16)

62

63

#define CB_COLOR0_BASE 0x28040

64

#define CB_COLOR1_BASE 0x28044

65

#define CB_COLOR2_BASE 0x28048

66

#define CB_COLOR3_BASE 0x2804C

67

#define CB_COLOR4_BASE 0x28050

68

#define CB_COLOR5_BASE 0x28054

69

#define CB_COLOR6_BASE 0x28058

70

#define CB_COLOR7_BASE 0x2805C

71

#define CB_COLOR7_FRAG 0x280FC

72

73

#define CB_COLOR0_SIZE 0x28060

74

#define CB_COLOR0_VIEW 0x28080

75

#define CB_COLOR0_INFO 0x280a0

76

#define CB_COLOR0_TILE 0x280c0

77

#define CB_COLOR0_FRAG 0x280e0

78

#define CB_COLOR0_MASK 0x28100

79

Alex Deucher

5f77df3

2010-03-26 14:52:32 -0400

[diff] [blame]

80

#define SQ_ALU_CONST_CACHE_PS_0 0x28940

81

#define SQ_ALU_CONST_CACHE_PS_1 0x28944

82

#define SQ_ALU_CONST_CACHE_PS_2 0x28948

83

#define SQ_ALU_CONST_CACHE_PS_3 0x2894c

84

#define SQ_ALU_CONST_CACHE_PS_4 0x28950

85

#define SQ_ALU_CONST_CACHE_PS_5 0x28954

86

#define SQ_ALU_CONST_CACHE_PS_6 0x28958

87

#define SQ_ALU_CONST_CACHE_PS_7 0x2895c

88

#define SQ_ALU_CONST_CACHE_PS_8 0x28960

89

#define SQ_ALU_CONST_CACHE_PS_9 0x28964

90

#define SQ_ALU_CONST_CACHE_PS_10 0x28968

91

#define SQ_ALU_CONST_CACHE_PS_11 0x2896c

92

#define SQ_ALU_CONST_CACHE_PS_12 0x28970

93

#define SQ_ALU_CONST_CACHE_PS_13 0x28974

94

#define SQ_ALU_CONST_CACHE_PS_14 0x28978

95

#define SQ_ALU_CONST_CACHE_PS_15 0x2897c

96

#define SQ_ALU_CONST_CACHE_VS_0 0x28980

97

#define SQ_ALU_CONST_CACHE_VS_1 0x28984

98

#define SQ_ALU_CONST_CACHE_VS_2 0x28988

99

#define SQ_ALU_CONST_CACHE_VS_3 0x2898c

100

#define SQ_ALU_CONST_CACHE_VS_4 0x28990

101

#define SQ_ALU_CONST_CACHE_VS_5 0x28994

102

#define SQ_ALU_CONST_CACHE_VS_6 0x28998

103

#define SQ_ALU_CONST_CACHE_VS_7 0x2899c

104

#define SQ_ALU_CONST_CACHE_VS_8 0x289a0

105

#define SQ_ALU_CONST_CACHE_VS_9 0x289a4

106

#define SQ_ALU_CONST_CACHE_VS_10 0x289a8

107

#define SQ_ALU_CONST_CACHE_VS_11 0x289ac

108

#define SQ_ALU_CONST_CACHE_VS_12 0x289b0

109

#define SQ_ALU_CONST_CACHE_VS_13 0x289b4

110

#define SQ_ALU_CONST_CACHE_VS_14 0x289b8

111

#define SQ_ALU_CONST_CACHE_VS_15 0x289bc

112

#define SQ_ALU_CONST_CACHE_GS_0 0x289c0

113

#define SQ_ALU_CONST_CACHE_GS_1 0x289c4

114

#define SQ_ALU_CONST_CACHE_GS_2 0x289c8

115

#define SQ_ALU_CONST_CACHE_GS_3 0x289cc

116

#define SQ_ALU_CONST_CACHE_GS_4 0x289d0

117

#define SQ_ALU_CONST_CACHE_GS_5 0x289d4

118

#define SQ_ALU_CONST_CACHE_GS_6 0x289d8

119

#define SQ_ALU_CONST_CACHE_GS_7 0x289dc

120

#define SQ_ALU_CONST_CACHE_GS_8 0x289e0

121

#define SQ_ALU_CONST_CACHE_GS_9 0x289e4

122

#define SQ_ALU_CONST_CACHE_GS_10 0x289e8

123

#define SQ_ALU_CONST_CACHE_GS_11 0x289ec

124

#define SQ_ALU_CONST_CACHE_GS_12 0x289f0

125

#define SQ_ALU_CONST_CACHE_GS_13 0x289f4

126

#define SQ_ALU_CONST_CACHE_GS_14 0x289f8

127

#define SQ_ALU_CONST_CACHE_GS_15 0x289fc

128

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

129

#define CONFIG_MEMSIZE 0x5428

Dave Airlie

28d5204

2009-09-21 14:33:58 +1000

[diff] [blame]

130

#define CONFIG_CNTL 0x5424

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

131

#define CP_STAT 0x8680

132

#define CP_COHER_BASE 0x85F8

133

#define CP_DEBUG 0xC1FC

134

#define R_0086D8_CP_ME_CNTL 0x86D8

135

#define S_0086D8_CP_ME_HALT(x) (((x) & 1)<<28)

136

#define C_0086D8_CP_ME_HALT(x) ((x) & 0xEFFFFFFF)

137

#define CP_ME_RAM_DATA 0xC160

138

#define CP_ME_RAM_RADDR 0xC158

139

#define CP_ME_RAM_WADDR 0xC15C

140

#define CP_MEQ_THRESHOLDS 0x8764

141

#define MEQ_END(x) ((x) << 16)

142

#define ROQ_END(x) ((x) << 24)

143

#define CP_PERFMON_CNTL 0x87FC

144

#define CP_PFP_UCODE_ADDR 0xC150

145

#define CP_PFP_UCODE_DATA 0xC154

146

#define CP_QUEUE_THRESHOLDS 0x8760

147

#define ROQ_IB1_START(x) ((x) << 0)

148

#define ROQ_IB2_START(x) ((x) << 8)

149

#define CP_RB_BASE 0xC100

150

#define CP_RB_CNTL 0xC104

151

#define RB_BUFSZ(x) ((x)<<0)

152

#define RB_BLKSZ(x) ((x)<<8)

153

#define RB_NO_UPDATE (1<<27)

154

#define RB_RPTR_WR_ENA (1<<31)

155

#define BUF_SWAP_32BIT (2 << 16)

156

#define CP_RB_RPTR 0x8700

157

#define CP_RB_RPTR_ADDR 0xC10C

158

#define CP_RB_RPTR_ADDR_HI 0xC110

159

#define CP_RB_RPTR_WR 0xC108

160

#define CP_RB_WPTR 0xC114

161

#define CP_RB_WPTR_ADDR 0xC118

162

#define CP_RB_WPTR_ADDR_HI 0xC11C

163

#define CP_RB_WPTR_DELAY 0x8704

164

#define CP_ROQ_IB1_STAT 0x8784

165

#define CP_ROQ_IB2_STAT 0x8788

166

#define CP_SEM_WAIT_TIMER 0x85BC

167

168

#define DB_DEBUG 0x9830

169

#define PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)

170

#define DB_DEPTH_BASE 0x2800C

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

171

#define DB_HTILE_DATA_BASE 0x28014

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

172

#define DB_WATERMARKS 0x9838

173

#define DEPTH_FREE(x) ((x) << 0)

174

#define DEPTH_FLUSH(x) ((x) << 5)

175

#define DEPTH_PENDING_FREE(x) ((x) << 15)

176

#define DEPTH_CACHELINE_FREE(x) ((x) << 20)

177

178

#define DCP_TILING_CONFIG 0x6CA0

179

#define PIPE_TILING(x) ((x) << 1)

180

#define BANK_TILING(x) ((x) << 4)

181

#define GROUP_SIZE(x) ((x) << 6)

182

#define ROW_TILING(x) ((x) << 8)

183

#define BANK_SWAPS(x) ((x) << 11)

184

#define SAMPLE_SPLIT(x) ((x) << 14)

185

#define BACKEND_MAP(x) ((x) << 16)

186

187

#define GB_TILING_CONFIG 0x98F0

188

189

#define GC_USER_SHADER_PIPE_CONFIG 0x8954

190

#define INACTIVE_QD_PIPES(x) ((x) << 8)

191

#define INACTIVE_QD_PIPES_MASK 0x0000FF00

192

#define INACTIVE_SIMDS(x) ((x) << 16)

193

#define INACTIVE_SIMDS_MASK 0x00FF0000

194

195

#define SQ_CONFIG 0x8c00

196

# define VC_ENABLE (1 << 0)

197

# define EXPORT_SRC_C (1 << 1)

198

# define DX9_CONSTS (1 << 2)

199

# define ALU_INST_PREFER_VECTOR (1 << 3)

200

# define DX10_CLAMP (1 << 4)

201

# define CLAUSE_SEQ_PRIO(x) ((x) << 8)

202

# define PS_PRIO(x) ((x) << 24)

203

# define VS_PRIO(x) ((x) << 26)

204

# define GS_PRIO(x) ((x) << 28)

205

# define ES_PRIO(x) ((x) << 30)

206

#define SQ_GPR_RESOURCE_MGMT_1 0x8c04

207

# define NUM_PS_GPRS(x) ((x) << 0)

208

# define NUM_VS_GPRS(x) ((x) << 16)

209

# define NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)

210

#define SQ_GPR_RESOURCE_MGMT_2 0x8c08

211

# define NUM_GS_GPRS(x) ((x) << 0)

212

# define NUM_ES_GPRS(x) ((x) << 16)

213

#define SQ_THREAD_RESOURCE_MGMT 0x8c0c

214

# define NUM_PS_THREADS(x) ((x) << 0)

215

# define NUM_VS_THREADS(x) ((x) << 8)

216

# define NUM_GS_THREADS(x) ((x) << 16)

217

# define NUM_ES_THREADS(x) ((x) << 24)

218

#define SQ_STACK_RESOURCE_MGMT_1 0x8c10

219

# define NUM_PS_STACK_ENTRIES(x) ((x) << 0)

220

# define NUM_VS_STACK_ENTRIES(x) ((x) << 16)

221

#define SQ_STACK_RESOURCE_MGMT_2 0x8c14

222

# define NUM_GS_STACK_ENTRIES(x) ((x) << 0)

223

# define NUM_ES_STACK_ENTRIES(x) ((x) << 16)

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

224

#define SQ_ESGS_RING_BASE 0x8c40

225

#define SQ_GSVS_RING_BASE 0x8c48

226

#define SQ_ESTMP_RING_BASE 0x8c50

227

#define SQ_GSTMP_RING_BASE 0x8c58

228

#define SQ_VSTMP_RING_BASE 0x8c60

229

#define SQ_PSTMP_RING_BASE 0x8c68

230

#define SQ_FBUF_RING_BASE 0x8c70

231

#define SQ_REDUC_RING_BASE 0x8c78

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

232

233

#define GRBM_CNTL 0x8000

234

# define GRBM_READ_TIMEOUT(x) ((x) << 0)

235

#define GRBM_STATUS 0x8010

236

#define CMDFIFO_AVAIL_MASK 0x0000001F

237

#define GUI_ACTIVE (1<<31)

238

#define GRBM_STATUS2 0x8014

239

#define GRBM_SOFT_RESET 0x8020

240

#define SOFT_RESET_CP (1<<0)

241

Alex Deucher

21a8122

2010-07-02 12:58:16 -0400

[diff] [blame]

242

#define CG_THERMAL_STATUS 0x7F4

243

#define ASIC_T(x) ((x) << 0)

244

#define ASIC_T_MASK 0x1FF

245

#define ASIC_T_SHIFT 0

246

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

247

#define HDP_HOST_PATH_CNTL 0x2C00

248

#define HDP_NONSURFACE_BASE 0x2C04

249

#define HDP_NONSURFACE_INFO 0x2C08

250

#define HDP_NONSURFACE_SIZE 0x2C0C

251

#define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0

252

#define HDP_TILING_CONFIG 0x2F3C

Alex Deucher

812d046

2010-07-26 18:51:53 -0400

[diff] [blame]

253

#define HDP_DEBUG1 0x2F34

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

254

255

#define MC_VM_AGP_TOP 0x2184

256

#define MC_VM_AGP_BOT 0x2188

257

#define MC_VM_AGP_BASE 0x218C

258

#define MC_VM_FB_LOCATION 0x2180

259

#define MC_VM_L1_TLB_MCD_RD_A_CNTL 0x219C

260

#define ENABLE_L1_TLB (1 << 0)

261

#define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)

262

#define ENABLE_L1_STRICT_ORDERING (1 << 2)

263

#define SYSTEM_ACCESS_MODE_MASK 0x000000C0

264

#define SYSTEM_ACCESS_MODE_SHIFT 6

265

#define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)

266

#define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)

267

#define SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)

268

#define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)

269

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)

270

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)

271

#define ENABLE_SEMAPHORE_MODE (1 << 10)

272

#define ENABLE_WAIT_L2_QUERY (1 << 11)

273

#define EFFECTIVE_L1_TLB_SIZE(x) (((x) & 7) << 12)

274

#define EFFECTIVE_L1_TLB_SIZE_MASK 0x00007000

275

#define EFFECTIVE_L1_TLB_SIZE_SHIFT 12

276

#define EFFECTIVE_L1_QUEUE_SIZE(x) (((x) & 7) << 15)

277

#define EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00038000

278

#define EFFECTIVE_L1_QUEUE_SIZE_SHIFT 15

279

#define MC_VM_L1_TLB_MCD_RD_B_CNTL 0x21A0

280

#define MC_VM_L1_TLB_MCB_RD_GFX_CNTL 0x21FC

281

#define MC_VM_L1_TLB_MCB_RD_HDP_CNTL 0x2204

282

#define MC_VM_L1_TLB_MCB_RD_PDMA_CNTL 0x2208

283

#define MC_VM_L1_TLB_MCB_RD_SEM_CNTL 0x220C

284

#define MC_VM_L1_TLB_MCB_RD_SYS_CNTL 0x2200

285

#define MC_VM_L1_TLB_MCD_WR_A_CNTL 0x21A4

286

#define MC_VM_L1_TLB_MCD_WR_B_CNTL 0x21A8

287

#define MC_VM_L1_TLB_MCB_WR_GFX_CNTL 0x2210

288

#define MC_VM_L1_TLB_MCB_WR_HDP_CNTL 0x2218

289

#define MC_VM_L1_TLB_MCB_WR_PDMA_CNTL 0x221C

290

#define MC_VM_L1_TLB_MCB_WR_SEM_CNTL 0x2220

291

#define MC_VM_L1_TLB_MCB_WR_SYS_CNTL 0x2214

292

#define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190

293

#define LOGICAL_PAGE_NUMBER_MASK 0x000FFFFF

294

#define LOGICAL_PAGE_NUMBER_SHIFT 0

295

#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194

296

#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198

297

298

#define PA_CL_ENHANCE 0x8A14

299

#define CLIP_VTX_REORDER_ENA (1 << 0)

300

#define NUM_CLIP_SEQ(x) ((x) << 1)

301

#define PA_SC_AA_CONFIG 0x28C04

302

#define PA_SC_AA_SAMPLE_LOCS_2S 0x8B40

303

#define PA_SC_AA_SAMPLE_LOCS_4S 0x8B44

304

#define PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8B48

305

#define PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8B4C

306

#define S0_X(x) ((x) << 0)

307

#define S0_Y(x) ((x) << 4)

308

#define S1_X(x) ((x) << 8)

309

#define S1_Y(x) ((x) << 12)

310

#define S2_X(x) ((x) << 16)

311

#define S2_Y(x) ((x) << 20)

312

#define S3_X(x) ((x) << 24)

313

#define S3_Y(x) ((x) << 28)

314

#define S4_X(x) ((x) << 0)

315

#define S4_Y(x) ((x) << 4)

316

#define S5_X(x) ((x) << 8)

317

#define S5_Y(x) ((x) << 12)

318

#define S6_X(x) ((x) << 16)

319

#define S6_Y(x) ((x) << 20)

320

#define S7_X(x) ((x) << 24)

321

#define S7_Y(x) ((x) << 28)

322

#define PA_SC_CLIPRECT_RULE 0x2820c

323

#define PA_SC_ENHANCE 0x8BF0

324

#define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)

325

#define FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)

326

#define PA_SC_LINE_STIPPLE 0x28A0C

327

#define PA_SC_LINE_STIPPLE_STATE 0x8B10

328

#define PA_SC_MODE_CNTL 0x28A4C

329

#define PA_SC_MULTI_CHIP_CNTL 0x8B20

330

331

#define PA_SC_SCREEN_SCISSOR_TL 0x28030

332

#define PA_SC_GENERIC_SCISSOR_TL 0x28240

333

#define PA_SC_WINDOW_SCISSOR_TL 0x28204

334

335

#define PCIE_PORT_INDEX 0x0038

336

#define PCIE_PORT_DATA 0x003C

337

Alex Deucher

5885b7a

2009-10-19 17:23:33 -0400

[diff] [blame]

338

#define CHMAP 0x2004

339

#define NOOFCHAN_SHIFT 12

340

#define NOOFCHAN_MASK 0x00003000

341

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

342

#define RAMCFG 0x2408

343

#define NOOFBANK_SHIFT 0

344

#define NOOFBANK_MASK 0x00000001

345

#define NOOFRANK_SHIFT 1

346

#define NOOFRANK_MASK 0x00000002

347

#define NOOFROWS_SHIFT 2

348

#define NOOFROWS_MASK 0x0000001C

349

#define NOOFCOLS_SHIFT 5

350

#define NOOFCOLS_MASK 0x00000060

351

#define CHANSIZE_SHIFT 7

352

#define CHANSIZE_MASK 0x00000080

353

#define BURSTLENGTH_SHIFT 8

354

#define BURSTLENGTH_MASK 0x00000100

355

#define CHANSIZE_OVERRIDE (1 << 10)

356

357

#define SCRATCH_REG0 0x8500

358

#define SCRATCH_REG1 0x8504

359

#define SCRATCH_REG2 0x8508

360

#define SCRATCH_REG3 0x850C

361

#define SCRATCH_REG4 0x8510

362

#define SCRATCH_REG5 0x8514

363

#define SCRATCH_REG6 0x8518

364

#define SCRATCH_REG7 0x851C

365

#define SCRATCH_UMSK 0x8540

366

#define SCRATCH_ADDR 0x8544

367

368

#define SPI_CONFIG_CNTL 0x9100

369

#define GPR_WRITE_PRIORITY(x) ((x) << 0)

370

#define DISABLE_INTERP_1 (1 << 5)

371

#define SPI_CONFIG_CNTL_1 0x913C

372

#define VTX_DONE_DELAY(x) ((x) << 0)

373

#define INTERP_ONE_PRIM_PER_ROW (1 << 4)

374

#define SPI_INPUT_Z 0x286D8

375

#define SPI_PS_IN_CONTROL_0 0x286CC

376

#define NUM_INTERP(x) ((x)<<0)

377

#define POSITION_ENA (1<<8)

378

#define POSITION_CENTROID (1<<9)

379

#define POSITION_ADDR(x) ((x)<<10)

380

#define PARAM_GEN(x) ((x)<<15)

381

#define PARAM_GEN_ADDR(x) ((x)<<19)

382

#define BARYC_SAMPLE_CNTL(x) ((x)<<26)

383

#define PERSP_GRADIENT_ENA (1<<28)

384

#define LINEAR_GRADIENT_ENA (1<<29)

385

#define POSITION_SAMPLE (1<<30)

386

#define BARYC_AT_SAMPLE_ENA (1<<31)

387

#define SPI_PS_IN_CONTROL_1 0x286D0

388

#define GEN_INDEX_PIX (1<<0)

389

#define GEN_INDEX_PIX_ADDR(x) ((x)<<1)

390

#define FRONT_FACE_ENA (1<<8)

391

#define FRONT_FACE_CHAN(x) ((x)<<9)

392

#define FRONT_FACE_ALL_BITS (1<<11)

393

#define FRONT_FACE_ADDR(x) ((x)<<12)

394

#define FOG_ADDR(x) ((x)<<17)

395

#define FIXED_PT_POSITION_ENA (1<<24)

396

#define FIXED_PT_POSITION_ADDR(x) ((x)<<25)

397

398

#define SQ_MS_FIFO_SIZES 0x8CF0

399

#define CACHE_FIFO_SIZE(x) ((x) << 0)

400

#define FETCH_FIFO_HIWATER(x) ((x) << 8)

401

#define DONE_FIFO_HIWATER(x) ((x) << 16)

402

#define ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)

403

#define SQ_PGM_START_ES 0x28880

404

#define SQ_PGM_START_FS 0x28894

405

#define SQ_PGM_START_GS 0x2886C

406

#define SQ_PGM_START_PS 0x28840

407

#define SQ_PGM_RESOURCES_PS 0x28850

408

#define SQ_PGM_EXPORTS_PS 0x28854

409

#define SQ_PGM_CF_OFFSET_PS 0x288cc

410

#define SQ_PGM_START_VS 0x28858

411

#define SQ_PGM_RESOURCES_VS 0x28868

412

#define SQ_PGM_CF_OFFSET_VS 0x288d0

413

#define SQ_VTX_CONSTANT_WORD6_0 0x38018

414

#define S__SQ_VTX_CONSTANT_TYPE(x) (((x) & 3) << 30)

415

#define G__SQ_VTX_CONSTANT_TYPE(x) (((x) >> 30) & 3)

416

#define SQ_TEX_VTX_INVALID_TEXTURE 0x0

417

#define SQ_TEX_VTX_INVALID_BUFFER 0x1

418

#define SQ_TEX_VTX_VALID_TEXTURE 0x2

419

#define SQ_TEX_VTX_VALID_BUFFER 0x3

420

421

422

#define SX_MISC 0x28350

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

423

#define SX_MEMORY_EXPORT_BASE 0x9010

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

424

#define SX_DEBUG_1 0x9054

425

#define SMX_EVENT_RELEASE (1 << 0)

426

#define ENABLE_NEW_SMX_ADDRESS (1 << 16)

427

428

#define TA_CNTL_AUX 0x9508

429

#define DISABLE_CUBE_WRAP (1 << 0)

430

#define DISABLE_CUBE_ANISO (1 << 1)

431

#define SYNC_GRADIENT (1 << 24)

432

#define SYNC_WALKER (1 << 25)

433

#define SYNC_ALIGNER (1 << 26)

434

#define BILINEAR_PRECISION_6_BIT (0 << 31)

435

#define BILINEAR_PRECISION_8_BIT (1 << 31)

436

437

#define TC_CNTL 0x9608

438

#define TC_L2_SIZE(x) ((x)<<5)

439

#define L2_DISABLE_LATE_HIT (1<<9)

440

441

442

#define VGT_CACHE_INVALIDATION 0x88C4

443

#define CACHE_INVALIDATION(x) ((x)<<0)

#define VC_ONLY 0

#define TC_ONLY 1

#define VC_AND_TC 2

#define VGT_DMA_BASE 0x287E8

448

#define VGT_DMA_BASE_HI 0x287E4

449

#define VGT_ES_PER_GS 0x88CC

450

#define VGT_GS_PER_ES 0x88C8

451

#define VGT_GS_PER_VS 0x88E8

452

#define VGT_GS_VERTEX_REUSE 0x88D4

453

#define VGT_PRIMITIVE_TYPE 0x8958

454

#define VGT_NUM_INSTANCES 0x8974

455

#define VGT_OUT_DEALLOC_CNTL 0x28C5C

456

#define DEALLOC_DIST_MASK 0x0000007F

457

#define VGT_STRMOUT_BASE_OFFSET_0 0x28B10

458

#define VGT_STRMOUT_BASE_OFFSET_1 0x28B14

459

#define VGT_STRMOUT_BASE_OFFSET_2 0x28B18

460

#define VGT_STRMOUT_BASE_OFFSET_3 0x28B1c

461

#define VGT_STRMOUT_BASE_OFFSET_HI_0 0x28B44

462

#define VGT_STRMOUT_BASE_OFFSET_HI_1 0x28B48

463

#define VGT_STRMOUT_BASE_OFFSET_HI_2 0x28B4c

464

#define VGT_STRMOUT_BASE_OFFSET_HI_3 0x28B50

465

#define VGT_STRMOUT_BUFFER_BASE_0 0x28AD8

466

#define VGT_STRMOUT_BUFFER_BASE_1 0x28AE8

467

#define VGT_STRMOUT_BUFFER_BASE_2 0x28AF8

468

#define VGT_STRMOUT_BUFFER_BASE_3 0x28B08

469

#define VGT_STRMOUT_BUFFER_OFFSET_0 0x28ADC

470

#define VGT_STRMOUT_BUFFER_OFFSET_1 0x28AEC

471

#define VGT_STRMOUT_BUFFER_OFFSET_2 0x28AFC

472

#define VGT_STRMOUT_BUFFER_OFFSET_3 0x28B0C

473

#define VGT_STRMOUT_EN 0x28AB0

474

#define VGT_VERTEX_REUSE_BLOCK_CNTL 0x28C58

475

#define VTX_REUSE_DEPTH_MASK 0x000000FF

476

#define VGT_EVENT_INITIATOR 0x28a90

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame^]

477

# define CACHE_FLUSH_AND_INV_EVENT_TS (0x14 << 0)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

478

# define CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)

479

480

#define VM_CONTEXT0_CNTL 0x1410

481

#define ENABLE_CONTEXT (1 << 0)

482

#define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)

483

#define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)

484

#define VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490

485

#define VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14B0

486

#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574

487

#define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594

488

#define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15B4

489

#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1554

490

#define VM_CONTEXT0_REQUEST_RESPONSE 0x1470

491

#define REQUEST_TYPE(x) (((x) & 0xf) << 0)

492

#define RESPONSE_TYPE_MASK 0x000000F0

493

#define RESPONSE_TYPE_SHIFT 4

494

#define VM_L2_CNTL 0x1400

495

#define ENABLE_L2_CACHE (1 << 0)

496

#define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)

497

#define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)

498

#define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 13)

499

#define VM_L2_CNTL2 0x1404

500

#define INVALIDATE_ALL_L1_TLBS (1 << 0)

501

#define INVALIDATE_L2_CACHE (1 << 1)

502

#define VM_L2_CNTL3 0x1408

503

#define BANK_SELECT_0(x) (((x) & 0x1f) << 0)

504

#define BANK_SELECT_1(x) (((x) & 0x1f) << 5)

505

#define L2_CACHE_UPDATE_MODE(x) (((x) & 3) << 10)

506

#define VM_L2_STATUS 0x140C

507

#define L2_BUSY (1 << 0)

508

509

#define WAIT_UNTIL 0x8040

510

#define WAIT_2D_IDLE_bit (1 << 14)

511

#define WAIT_3D_IDLE_bit (1 << 15)

512

#define WAIT_2D_IDLECLEAN_bit (1 << 16)

513

#define WAIT_3D_IDLECLEAN_bit (1 << 17)

514

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

515

#define IH_RB_CNTL 0x3e00

516

# define IH_RB_ENABLE (1 << 0)

517

# define IH_IB_SIZE(x) ((x) << 1) /* log2 */

518

# define IH_RB_FULL_DRAIN_ENABLE (1 << 6)

519

# define IH_WPTR_WRITEBACK_ENABLE (1 << 8)

520

# define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */

521

# define IH_WPTR_OVERFLOW_ENABLE (1 << 16)

522

# define IH_WPTR_OVERFLOW_CLEAR (1 << 31)

523

#define IH_RB_BASE 0x3e04

524

#define IH_RB_RPTR 0x3e08

525

#define IH_RB_WPTR 0x3e0c

526

# define RB_OVERFLOW (1 << 0)

527

# define WPTR_OFFSET_MASK 0x3fffc

528

#define IH_RB_WPTR_ADDR_HI 0x3e10

529

#define IH_RB_WPTR_ADDR_LO 0x3e14

530

#define IH_CNTL 0x3e18

531

# define ENABLE_INTR (1 << 0)

532

# define IH_MC_SWAP(x) ((x) << 2)

533

# define IH_MC_SWAP_NONE 0

534

# define IH_MC_SWAP_16BIT 1

535

# define IH_MC_SWAP_32BIT 2

536

# define IH_MC_SWAP_64BIT 3

537

# define RPTR_REARM (1 << 4)

538

# define MC_WRREQ_CREDIT(x) ((x) << 15)

539

# define MC_WR_CLEAN_CNT(x) ((x) << 20)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

540

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

541

#define RLC_CNTL 0x3f00

542

# define RLC_ENABLE (1 << 0)

543

#define RLC_HB_BASE 0x3f10

544

#define RLC_HB_CNTL 0x3f0c

545

#define RLC_HB_RPTR 0x3f20

546

#define RLC_HB_WPTR 0x3f1c

547

#define RLC_HB_WPTR_LSB_ADDR 0x3f14

548

#define RLC_HB_WPTR_MSB_ADDR 0x3f18

549

#define RLC_MC_CNTL 0x3f44

550

#define RLC_UCODE_CNTL 0x3f48

551

#define RLC_UCODE_ADDR 0x3f2c

552

#define RLC_UCODE_DATA 0x3f30

553

554

#define SRBM_SOFT_RESET 0xe60

555

# define SOFT_RESET_RLC (1 << 13)

556

557

#define CP_INT_CNTL 0xc124

558

# define CNTX_BUSY_INT_ENABLE (1 << 19)

559

# define CNTX_EMPTY_INT_ENABLE (1 << 20)

560

# define SCRATCH_INT_ENABLE (1 << 25)

561

# define TIME_STAMP_INT_ENABLE (1 << 26)

562

# define IB2_INT_ENABLE (1 << 29)

563

# define IB1_INT_ENABLE (1 << 30)

564

# define RB_INT_ENABLE (1 << 31)

565

#define CP_INT_STATUS 0xc128

566

# define SCRATCH_INT_STAT (1 << 25)

567

# define TIME_STAMP_INT_STAT (1 << 26)

568

# define IB2_INT_STAT (1 << 29)

569

# define IB1_INT_STAT (1 << 30)

570

# define RB_INT_STAT (1 << 31)

571

572

#define GRBM_INT_CNTL 0x8060

573

# define RDERR_INT_ENABLE (1 << 0)

574

# define WAIT_COUNT_TIMEOUT_INT_ENABLE (1 << 1)

575

# define GUI_IDLE_INT_ENABLE (1 << 19)

576

577

#define INTERRUPT_CNTL 0x5468

578

# define IH_DUMMY_RD_OVERRIDE (1 << 0)

579

# define IH_DUMMY_RD_EN (1 << 1)

580

# define IH_REQ_NONSNOOP_EN (1 << 3)

581

# define GEN_IH_INT_EN (1 << 8)

582

#define INTERRUPT_CNTL2 0x546c

583

584

#define D1MODE_VBLANK_STATUS 0x6534

585

#define D2MODE_VBLANK_STATUS 0x6d34

586

# define DxMODE_VBLANK_OCCURRED (1 << 0)

587

# define DxMODE_VBLANK_ACK (1 << 4)

588

# define DxMODE_VBLANK_STAT (1 << 12)

589

# define DxMODE_VBLANK_INTERRUPT (1 << 16)

590

# define DxMODE_VBLANK_INTERRUPT_TYPE (1 << 17)

591

#define D1MODE_VLINE_STATUS 0x653c

592

#define D2MODE_VLINE_STATUS 0x6d3c

593

# define DxMODE_VLINE_OCCURRED (1 << 0)

594

# define DxMODE_VLINE_ACK (1 << 4)

595

# define DxMODE_VLINE_STAT (1 << 12)

596

# define DxMODE_VLINE_INTERRUPT (1 << 16)

597

# define DxMODE_VLINE_INTERRUPT_TYPE (1 << 17)

598

#define DxMODE_INT_MASK 0x6540

599

# define D1MODE_VBLANK_INT_MASK (1 << 0)

600

# define D1MODE_VLINE_INT_MASK (1 << 4)

601

# define D2MODE_VBLANK_INT_MASK (1 << 8)

602

# define D2MODE_VLINE_INT_MASK (1 << 12)

603

#define DCE3_DISP_INTERRUPT_STATUS 0x7ddc

604

# define DC_HPD1_INTERRUPT (1 << 18)

605

# define DC_HPD2_INTERRUPT (1 << 19)

606

#define DISP_INTERRUPT_STATUS 0x7edc

607

# define LB_D1_VLINE_INTERRUPT (1 << 2)

608

# define LB_D2_VLINE_INTERRUPT (1 << 3)

609

# define LB_D1_VBLANK_INTERRUPT (1 << 4)

610

# define LB_D2_VBLANK_INTERRUPT (1 << 5)

611

# define DACA_AUTODETECT_INTERRUPT (1 << 16)

612

# define DACB_AUTODETECT_INTERRUPT (1 << 17)

613

# define DC_HOT_PLUG_DETECT1_INTERRUPT (1 << 18)

614

# define DC_HOT_PLUG_DETECT2_INTERRUPT (1 << 19)

615

# define DC_I2C_SW_DONE_INTERRUPT (1 << 20)

616

# define DC_I2C_HW_DONE_INTERRUPT (1 << 21)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

617

#define DISP_INTERRUPT_STATUS_CONTINUE 0x7ee8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

618

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE 0x7de8

619

# define DC_HPD4_INTERRUPT (1 << 14)

620

# define DC_HPD4_RX_INTERRUPT (1 << 15)

621

# define DC_HPD3_INTERRUPT (1 << 28)

622

# define DC_HPD1_RX_INTERRUPT (1 << 29)

623

# define DC_HPD2_RX_INTERRUPT (1 << 30)

624

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE2 0x7dec

625

# define DC_HPD3_RX_INTERRUPT (1 << 0)

626

# define DIGA_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 1)

627

# define DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 2)

628

# define DIGB_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 3)

629

# define DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 4)

630

# define AUX1_SW_DONE_INTERRUPT (1 << 5)

631

# define AUX1_LS_DONE_INTERRUPT (1 << 6)

632

# define AUX2_SW_DONE_INTERRUPT (1 << 7)

633

# define AUX2_LS_DONE_INTERRUPT (1 << 8)

634

# define AUX3_SW_DONE_INTERRUPT (1 << 9)

635

# define AUX3_LS_DONE_INTERRUPT (1 << 10)

636

# define AUX4_SW_DONE_INTERRUPT (1 << 11)

637

# define AUX4_LS_DONE_INTERRUPT (1 << 12)

638

# define DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 13)

639

# define DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 14)

640

/* DCE 3.2 */

641

# define AUX5_SW_DONE_INTERRUPT (1 << 15)

642

# define AUX5_LS_DONE_INTERRUPT (1 << 16)

643

# define AUX6_SW_DONE_INTERRUPT (1 << 17)

644

# define AUX6_LS_DONE_INTERRUPT (1 << 18)

645

# define DC_HPD5_INTERRUPT (1 << 19)

646

# define DC_HPD5_RX_INTERRUPT (1 << 20)

647

# define DC_HPD6_INTERRUPT (1 << 21)

648

# define DC_HPD6_RX_INTERRUPT (1 << 22)

649

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

650

#define DACA_AUTO_DETECT_CONTROL 0x7828

651

#define DACB_AUTO_DETECT_CONTROL 0x7a28

652

#define DCE3_DACA_AUTO_DETECT_CONTROL 0x7028

653

#define DCE3_DACB_AUTO_DETECT_CONTROL 0x7128

654

# define DACx_AUTODETECT_MODE(x) ((x) << 0)

655

# define DACx_AUTODETECT_MODE_NONE 0

656

# define DACx_AUTODETECT_MODE_CONNECT 1

657

# define DACx_AUTODETECT_MODE_DISCONNECT 2

658

# define DACx_AUTODETECT_FRAME_TIME_COUNTER(x) ((x) << 8)

659

/* bit 18 = R/C, 17 = G/Y, 16 = B/Comp */

660

# define DACx_AUTODETECT_CHECK_MASK(x) ((x) << 16)

661

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

662

#define DCE3_DACA_AUTODETECT_INT_CONTROL 0x7038

663

#define DCE3_DACB_AUTODETECT_INT_CONTROL 0x7138

664

#define DACA_AUTODETECT_INT_CONTROL 0x7838

665

#define DACB_AUTODETECT_INT_CONTROL 0x7a38

666

# define DACx_AUTODETECT_ACK (1 << 0)

667

# define DACx_AUTODETECT_INT_ENABLE (1 << 16)

668

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

669

#define DC_HOT_PLUG_DETECT1_CONTROL 0x7d00

670

#define DC_HOT_PLUG_DETECT2_CONTROL 0x7d10

671

#define DC_HOT_PLUG_DETECT3_CONTROL 0x7d24

672

# define DC_HOT_PLUG_DETECTx_EN (1 << 0)

673

674

#define DC_HOT_PLUG_DETECT1_INT_STATUS 0x7d04

675

#define DC_HOT_PLUG_DETECT2_INT_STATUS 0x7d14

676

#define DC_HOT_PLUG_DETECT3_INT_STATUS 0x7d28

677

# define DC_HOT_PLUG_DETECTx_INT_STATUS (1 << 0)

678

# define DC_HOT_PLUG_DETECTx_SENSE (1 << 1)

679

680

/* DCE 3.0 */

681

#define DC_HPD1_INT_STATUS 0x7d00

682

#define DC_HPD2_INT_STATUS 0x7d0c

683

#define DC_HPD3_INT_STATUS 0x7d18

684

#define DC_HPD4_INT_STATUS 0x7d24

685

/* DCE 3.2 */

686

#define DC_HPD5_INT_STATUS 0x7dc0

687

#define DC_HPD6_INT_STATUS 0x7df4

688

# define DC_HPDx_INT_STATUS (1 << 0)

689

# define DC_HPDx_SENSE (1 << 1)

690

# define DC_HPDx_RX_INT_STATUS (1 << 8)

691

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

692

#define DC_HOT_PLUG_DETECT1_INT_CONTROL 0x7d08

693

#define DC_HOT_PLUG_DETECT2_INT_CONTROL 0x7d18

694

#define DC_HOT_PLUG_DETECT3_INT_CONTROL 0x7d2c

695

# define DC_HOT_PLUG_DETECTx_INT_ACK (1 << 0)

696

# define DC_HOT_PLUG_DETECTx_INT_POLARITY (1 << 8)

697

# define DC_HOT_PLUG_DETECTx_INT_EN (1 << 16)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

698

/* DCE 3.0 */

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

699

#define DC_HPD1_INT_CONTROL 0x7d04

700

#define DC_HPD2_INT_CONTROL 0x7d10

701

#define DC_HPD3_INT_CONTROL 0x7d1c

702

#define DC_HPD4_INT_CONTROL 0x7d28

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

703

/* DCE 3.2 */

704

#define DC_HPD5_INT_CONTROL 0x7dc4

705

#define DC_HPD6_INT_CONTROL 0x7df8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

706

# define DC_HPDx_INT_ACK (1 << 0)

707

# define DC_HPDx_INT_POLARITY (1 << 8)

708

# define DC_HPDx_INT_EN (1 << 16)

709

# define DC_HPDx_RX_INT_ACK (1 << 20)

710

# define DC_HPDx_RX_INT_EN (1 << 24)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

711

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

712

/* DCE 3.0 */

713

#define DC_HPD1_CONTROL 0x7d08

714

#define DC_HPD2_CONTROL 0x7d14

715

#define DC_HPD3_CONTROL 0x7d20

716

#define DC_HPD4_CONTROL 0x7d2c

717

/* DCE 3.2 */

718

#define DC_HPD5_CONTROL 0x7dc8

719

#define DC_HPD6_CONTROL 0x7dfc

720

# define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0)

721

# define DC_HPDx_RX_INT_TIMER(x) ((x) << 16)

722

/* DCE 3.2 */

723

# define DC_HPDx_EN (1 << 28)

724

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

/*

* PM4

*/

#define PACKET_TYPE0 0

729

#define PACKET_TYPE1 1

730

#define PACKET_TYPE2 2

731

#define PACKET_TYPE3 3

732

733

#define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)

734

#define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)

735

#define CP_PACKET0_GET_REG(h) (((h) & 0xFFFF) << 2)

736

#define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)

737

#define PACKET0(reg, n) ((PACKET_TYPE0 << 30) | \

738

(((reg) >> 2) & 0xFFFF) | \

739

((n) & 0x3FFF) << 16)

740

#define PACKET3(op, n) ((PACKET_TYPE3 << 30) | \

741

(((op) & 0xFF) << 8) | \

742

((n) & 0x3FFF) << 16)

743

744

/* Packet 3 types */

745

#define PACKET3_NOP 0x10

746

#define PACKET3_INDIRECT_BUFFER_END 0x17

747

#define PACKET3_SET_PREDICATION 0x20

748

#define PACKET3_REG_RMW 0x21

749

#define PACKET3_COND_EXEC 0x22

750

#define PACKET3_PRED_EXEC 0x23

751

#define PACKET3_START_3D_CMDBUF 0x24

752

#define PACKET3_DRAW_INDEX_2 0x27

753

#define PACKET3_CONTEXT_CONTROL 0x28

754

#define PACKET3_DRAW_INDEX_IMMD_BE 0x29

755

#define PACKET3_INDEX_TYPE 0x2A

756

#define PACKET3_DRAW_INDEX 0x2B

757

#define PACKET3_DRAW_INDEX_AUTO 0x2D

758

#define PACKET3_DRAW_INDEX_IMMD 0x2E

759

#define PACKET3_NUM_INSTANCES 0x2F

760

#define PACKET3_STRMOUT_BUFFER_UPDATE 0x34

761

#define PACKET3_INDIRECT_BUFFER_MP 0x38

762

#define PACKET3_MEM_SEMAPHORE 0x39

763

#define PACKET3_MPEG_INDEX 0x3A

764

#define PACKET3_WAIT_REG_MEM 0x3C

765

#define PACKET3_MEM_WRITE 0x3D

766

#define PACKET3_INDIRECT_BUFFER 0x32

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

767

#define PACKET3_SURFACE_SYNC 0x43

768

# define PACKET3_CB0_DEST_BASE_ENA (1 << 6)

769

# define PACKET3_TC_ACTION_ENA (1 << 23)

770

# define PACKET3_VC_ACTION_ENA (1 << 24)

771

# define PACKET3_CB_ACTION_ENA (1 << 25)

772

# define PACKET3_DB_ACTION_ENA (1 << 26)

773

# define PACKET3_SH_ACTION_ENA (1 << 27)

774

# define PACKET3_SMX_ACTION_ENA (1 << 28)

775

#define PACKET3_ME_INITIALIZE 0x44

776

#define PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)

777

#define PACKET3_COND_WRITE 0x45

778

#define PACKET3_EVENT_WRITE 0x46

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame^]

779

#define EVENT_TYPE(x) ((x) << 0)

780

#define EVENT_INDEX(x) ((x) << 8)

781

/* 0 - any non-TS event

782

* 1 - ZPASS_DONE

783

* 2 - SAMPLE_PIPELINESTAT

784

* 3 - SAMPLE_STREAMOUTSTAT*

785

* 4 - *S_PARTIAL_FLUSH

786

* 5 - TS events

787

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

788

#define PACKET3_EVENT_WRITE_EOP 0x47

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame^]

789

#define DATA_SEL(x) ((x) << 29)

790

/* 0 - discard

791

* 1 - send low 32bit data

792

* 2 - send 64bit data

793

* 3 - send 64bit counter value

794

*/

795

#define INT_SEL(x) ((x) << 24)

796

/* 0 - none

797

* 1 - interrupt only (DATA_SEL = 0)

798

* 2 - interrupt when data write is confirmed

799

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

800

#define PACKET3_ONE_REG_WRITE 0x57

801

#define PACKET3_SET_CONFIG_REG 0x68

802

#define PACKET3_SET_CONFIG_REG_OFFSET 0x00008000

803

#define PACKET3_SET_CONFIG_REG_END 0x0000ac00

804

#define PACKET3_SET_CONTEXT_REG 0x69

805

#define PACKET3_SET_CONTEXT_REG_OFFSET 0x00028000

806

#define PACKET3_SET_CONTEXT_REG_END 0x00029000

807

#define PACKET3_SET_ALU_CONST 0x6A

808

#define PACKET3_SET_ALU_CONST_OFFSET 0x00030000

809

#define PACKET3_SET_ALU_CONST_END 0x00032000

810

#define PACKET3_SET_BOOL_CONST 0x6B

811

#define PACKET3_SET_BOOL_CONST_OFFSET 0x0003e380

812

#define PACKET3_SET_BOOL_CONST_END 0x00040000

813

#define PACKET3_SET_LOOP_CONST 0x6C

814

#define PACKET3_SET_LOOP_CONST_OFFSET 0x0003e200

815

#define PACKET3_SET_LOOP_CONST_END 0x0003e380

816

#define PACKET3_SET_RESOURCE 0x6D

817

#define PACKET3_SET_RESOURCE_OFFSET 0x00038000

818

#define PACKET3_SET_RESOURCE_END 0x0003c000

819

#define PACKET3_SET_SAMPLER 0x6E

820

#define PACKET3_SET_SAMPLER_OFFSET 0x0003c000

821

#define PACKET3_SET_SAMPLER_END 0x0003cff0

822

#define PACKET3_SET_CTL_CONST 0x6F

823

#define PACKET3_SET_CTL_CONST_OFFSET 0x0003cff0

824

#define PACKET3_SET_CTL_CONST_END 0x0003e200

825

#define PACKET3_SURFACE_BASE_UPDATE 0x73

826

827

828

#define R_008020_GRBM_SOFT_RESET 0x8020

829

#define S_008020_SOFT_RESET_CP(x) (((x) & 1) << 0)

830

#define S_008020_SOFT_RESET_CB(x) (((x) & 1) << 1)

831

#define S_008020_SOFT_RESET_CR(x) (((x) & 1) << 2)

832

#define S_008020_SOFT_RESET_DB(x) (((x) & 1) << 3)

833

#define S_008020_SOFT_RESET_PA(x) (((x) & 1) << 5)

834

#define S_008020_SOFT_RESET_SC(x) (((x) & 1) << 6)

835

#define S_008020_SOFT_RESET_SMX(x) (((x) & 1) << 7)

836

#define S_008020_SOFT_RESET_SPI(x) (((x) & 1) << 8)

837

#define S_008020_SOFT_RESET_SH(x) (((x) & 1) << 9)

838

#define S_008020_SOFT_RESET_SX(x) (((x) & 1) << 10)

839

#define S_008020_SOFT_RESET_TC(x) (((x) & 1) << 11)

840

#define S_008020_SOFT_RESET_TA(x) (((x) & 1) << 12)

841

#define S_008020_SOFT_RESET_VC(x) (((x) & 1) << 13)

842

#define S_008020_SOFT_RESET_VGT(x) (((x) & 1) << 14)

843

#define R_008010_GRBM_STATUS 0x8010

844

#define S_008010_CMDFIFO_AVAIL(x) (((x) & 0x1F) << 0)

845

#define S_008010_CP_RQ_PENDING(x) (((x) & 1) << 6)

846

#define S_008010_CF_RQ_PENDING(x) (((x) & 1) << 7)

847

#define S_008010_PF_RQ_PENDING(x) (((x) & 1) << 8)

848

#define S_008010_GRBM_EE_BUSY(x) (((x) & 1) << 10)

849

#define S_008010_VC_BUSY(x) (((x) & 1) << 11)

850

#define S_008010_DB03_CLEAN(x) (((x) & 1) << 12)

851

#define S_008010_CB03_CLEAN(x) (((x) & 1) << 13)

852

#define S_008010_VGT_BUSY_NO_DMA(x) (((x) & 1) << 16)

853

#define S_008010_VGT_BUSY(x) (((x) & 1) << 17)

854

#define S_008010_TA03_BUSY(x) (((x) & 1) << 18)

855

#define S_008010_TC_BUSY(x) (((x) & 1) << 19)

856

#define S_008010_SX_BUSY(x) (((x) & 1) << 20)

857

#define S_008010_SH_BUSY(x) (((x) & 1) << 21)

858

#define S_008010_SPI03_BUSY(x) (((x) & 1) << 22)

859

#define S_008010_SMX_BUSY(x) (((x) & 1) << 23)

860

#define S_008010_SC_BUSY(x) (((x) & 1) << 24)

861

#define S_008010_PA_BUSY(x) (((x) & 1) << 25)

862

#define S_008010_DB03_BUSY(x) (((x) & 1) << 26)

863

#define S_008010_CR_BUSY(x) (((x) & 1) << 27)

864

#define S_008010_CP_COHERENCY_BUSY(x) (((x) & 1) << 28)

865

#define S_008010_CP_BUSY(x) (((x) & 1) << 29)

866

#define S_008010_CB03_BUSY(x) (((x) & 1) << 30)

867

#define S_008010_GUI_ACTIVE(x) (((x) & 1) << 31)

868

#define G_008010_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x1F)

869

#define G_008010_CP_RQ_PENDING(x) (((x) >> 6) & 1)

870

#define G_008010_CF_RQ_PENDING(x) (((x) >> 7) & 1)

871

#define G_008010_PF_RQ_PENDING(x) (((x) >> 8) & 1)

872

#define G_008010_GRBM_EE_BUSY(x) (((x) >> 10) & 1)

873

#define G_008010_VC_BUSY(x) (((x) >> 11) & 1)

874

#define G_008010_DB03_CLEAN(x) (((x) >> 12) & 1)

875

#define G_008010_CB03_CLEAN(x) (((x) >> 13) & 1)

876

#define G_008010_VGT_BUSY_NO_DMA(x) (((x) >> 16) & 1)

877

#define G_008010_VGT_BUSY(x) (((x) >> 17) & 1)

878

#define G_008010_TA03_BUSY(x) (((x) >> 18) & 1)

879

#define G_008010_TC_BUSY(x) (((x) >> 19) & 1)

880

#define G_008010_SX_BUSY(x) (((x) >> 20) & 1)

881

#define G_008010_SH_BUSY(x) (((x) >> 21) & 1)

882

#define G_008010_SPI03_BUSY(x) (((x) >> 22) & 1)

883

#define G_008010_SMX_BUSY(x) (((x) >> 23) & 1)

884

#define G_008010_SC_BUSY(x) (((x) >> 24) & 1)

885

#define G_008010_PA_BUSY(x) (((x) >> 25) & 1)

886

#define G_008010_DB03_BUSY(x) (((x) >> 26) & 1)

887

#define G_008010_CR_BUSY(x) (((x) >> 27) & 1)

888

#define G_008010_CP_COHERENCY_BUSY(x) (((x) >> 28) & 1)

889

#define G_008010_CP_BUSY(x) (((x) >> 29) & 1)

890

#define G_008010_CB03_BUSY(x) (((x) >> 30) & 1)

891

#define G_008010_GUI_ACTIVE(x) (((x) >> 31) & 1)

892

#define R_008014_GRBM_STATUS2 0x8014

893

#define S_008014_CR_CLEAN(x) (((x) & 1) << 0)

894

#define S_008014_SMX_CLEAN(x) (((x) & 1) << 1)

895

#define S_008014_SPI0_BUSY(x) (((x) & 1) << 8)

896

#define S_008014_SPI1_BUSY(x) (((x) & 1) << 9)

897

#define S_008014_SPI2_BUSY(x) (((x) & 1) << 10)

898

#define S_008014_SPI3_BUSY(x) (((x) & 1) << 11)

899

#define S_008014_TA0_BUSY(x) (((x) & 1) << 12)

900

#define S_008014_TA1_BUSY(x) (((x) & 1) << 13)

901

#define S_008014_TA2_BUSY(x) (((x) & 1) << 14)

902

#define S_008014_TA3_BUSY(x) (((x) & 1) << 15)

903

#define S_008014_DB0_BUSY(x) (((x) & 1) << 16)

904

#define S_008014_DB1_BUSY(x) (((x) & 1) << 17)

905

#define S_008014_DB2_BUSY(x) (((x) & 1) << 18)

906

#define S_008014_DB3_BUSY(x) (((x) & 1) << 19)

907

#define S_008014_CB0_BUSY(x) (((x) & 1) << 20)

908

#define S_008014_CB1_BUSY(x) (((x) & 1) << 21)

909

#define S_008014_CB2_BUSY(x) (((x) & 1) << 22)

910

#define S_008014_CB3_BUSY(x) (((x) & 1) << 23)

911

#define G_008014_CR_CLEAN(x) (((x) >> 0) & 1)

912

#define G_008014_SMX_CLEAN(x) (((x) >> 1) & 1)

913

#define G_008014_SPI0_BUSY(x) (((x) >> 8) & 1)

914

#define G_008014_SPI1_BUSY(x) (((x) >> 9) & 1)

915

#define G_008014_SPI2_BUSY(x) (((x) >> 10) & 1)

916

#define G_008014_SPI3_BUSY(x) (((x) >> 11) & 1)

917

#define G_008014_TA0_BUSY(x) (((x) >> 12) & 1)

918

#define G_008014_TA1_BUSY(x) (((x) >> 13) & 1)

919

#define G_008014_TA2_BUSY(x) (((x) >> 14) & 1)

920

#define G_008014_TA3_BUSY(x) (((x) >> 15) & 1)

921

#define G_008014_DB0_BUSY(x) (((x) >> 16) & 1)

922

#define G_008014_DB1_BUSY(x) (((x) >> 17) & 1)

923

#define G_008014_DB2_BUSY(x) (((x) >> 18) & 1)

924

#define G_008014_DB3_BUSY(x) (((x) >> 19) & 1)

925

#define G_008014_CB0_BUSY(x) (((x) >> 20) & 1)

926

#define G_008014_CB1_BUSY(x) (((x) >> 21) & 1)

927

#define G_008014_CB2_BUSY(x) (((x) >> 22) & 1)

928

#define G_008014_CB3_BUSY(x) (((x) >> 23) & 1)

929

#define R_000E50_SRBM_STATUS 0x0E50

930

#define G_000E50_RLC_RQ_PENDING(x) (((x) >> 3) & 1)

931

#define G_000E50_RCU_RQ_PENDING(x) (((x) >> 4) & 1)

932

#define G_000E50_GRBM_RQ_PENDING(x) (((x) >> 5) & 1)

933

#define G_000E50_HI_RQ_PENDING(x) (((x) >> 6) & 1)

934

#define G_000E50_IO_EXTERN_SIGNAL(x) (((x) >> 7) & 1)

935

#define G_000E50_VMC_BUSY(x) (((x) >> 8) & 1)

936

#define G_000E50_MCB_BUSY(x) (((x) >> 9) & 1)

937

#define G_000E50_MCDZ_BUSY(x) (((x) >> 10) & 1)

938

#define G_000E50_MCDY_BUSY(x) (((x) >> 11) & 1)

939

#define G_000E50_MCDX_BUSY(x) (((x) >> 12) & 1)

940

#define G_000E50_MCDW_BUSY(x) (((x) >> 13) & 1)

941

#define G_000E50_SEM_BUSY(x) (((x) >> 14) & 1)

942

#define G_000E50_RLC_BUSY(x) (((x) >> 15) & 1)

Jerome Glisse

1a029b7

2009-10-06 19:04:30 +0200

[diff] [blame]

943

#define G_000E50_BIF_BUSY(x) (((x) >> 29) & 1)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

944

#define R_000E60_SRBM_SOFT_RESET 0x0E60

945

#define S_000E60_SOFT_RESET_BIF(x) (((x) & 1) << 1)

946

#define S_000E60_SOFT_RESET_CG(x) (((x) & 1) << 2)

947

#define S_000E60_SOFT_RESET_CMC(x) (((x) & 1) << 3)

948

#define S_000E60_SOFT_RESET_CSC(x) (((x) & 1) << 4)

949

#define S_000E60_SOFT_RESET_DC(x) (((x) & 1) << 5)

950

#define S_000E60_SOFT_RESET_GRBM(x) (((x) & 1) << 8)

951

#define S_000E60_SOFT_RESET_HDP(x) (((x) & 1) << 9)

952

#define S_000E60_SOFT_RESET_IH(x) (((x) & 1) << 10)

953

#define S_000E60_SOFT_RESET_MC(x) (((x) & 1) << 11)

954

#define S_000E60_SOFT_RESET_RLC(x) (((x) & 1) << 13)

955

#define S_000E60_SOFT_RESET_ROM(x) (((x) & 1) << 14)

956

#define S_000E60_SOFT_RESET_SEM(x) (((x) & 1) << 15)

957

#define S_000E60_SOFT_RESET_TSC(x) (((x) & 1) << 16)

958

#define S_000E60_SOFT_RESET_VMC(x) (((x) & 1) << 17)

959

Dave Airlie

23956df

2009-11-23 12:01:09 +1000

[diff] [blame]

960

#define R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

961

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

962

#define R_028C04_PA_SC_AA_CONFIG 0x028C04

963

#define S_028C04_MSAA_NUM_SAMPLES(x) (((x) & 0x3) << 0)

964

#define G_028C04_MSAA_NUM_SAMPLES(x) (((x) >> 0) & 0x3)

965

#define C_028C04_MSAA_NUM_SAMPLES 0xFFFFFFFC

966

#define S_028C04_AA_MASK_CENTROID_DTMN(x) (((x) & 0x1) << 4)

967

#define G_028C04_AA_MASK_CENTROID_DTMN(x) (((x) >> 4) & 0x1)

968

#define C_028C04_AA_MASK_CENTROID_DTMN 0xFFFFFFEF

969

#define S_028C04_MAX_SAMPLE_DIST(x) (((x) & 0xF) << 13)

970

#define G_028C04_MAX_SAMPLE_DIST(x) (((x) >> 13) & 0xF)

971

#define C_028C04_MAX_SAMPLE_DIST 0xFFFE1FFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

972

#define R_0280E0_CB_COLOR0_FRAG 0x0280E0

973

#define S_0280E0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

974

#define G_0280E0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

975

#define C_0280E0_BASE_256B 0x00000000

976

#define R_0280E4_CB_COLOR1_FRAG 0x0280E4

977

#define R_0280E8_CB_COLOR2_FRAG 0x0280E8

978

#define R_0280EC_CB_COLOR3_FRAG 0x0280EC

979

#define R_0280F0_CB_COLOR4_FRAG 0x0280F0

980

#define R_0280F4_CB_COLOR5_FRAG 0x0280F4

981

#define R_0280F8_CB_COLOR6_FRAG 0x0280F8

982

#define R_0280FC_CB_COLOR7_FRAG 0x0280FC

983

#define R_0280C0_CB_COLOR0_TILE 0x0280C0

984

#define S_0280C0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

985

#define G_0280C0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

986

#define C_0280C0_BASE_256B 0x00000000

987

#define R_0280C4_CB_COLOR1_TILE 0x0280C4

988

#define R_0280C8_CB_COLOR2_TILE 0x0280C8

989

#define R_0280CC_CB_COLOR3_TILE 0x0280CC

990

#define R_0280D0_CB_COLOR4_TILE 0x0280D0

991

#define R_0280D4_CB_COLOR5_TILE 0x0280D4

992

#define R_0280D8_CB_COLOR6_TILE 0x0280D8

993

#define R_0280DC_CB_COLOR7_TILE 0x0280DC

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

994

#define R_0280A0_CB_COLOR0_INFO 0x0280A0

995

#define S_0280A0_ENDIAN(x) (((x) & 0x3) << 0)

996

#define G_0280A0_ENDIAN(x) (((x) >> 0) & 0x3)

997

#define C_0280A0_ENDIAN 0xFFFFFFFC

998

#define S_0280A0_FORMAT(x) (((x) & 0x3F) << 2)

999

#define G_0280A0_FORMAT(x) (((x) >> 2) & 0x3F)

1000

#define C_0280A0_FORMAT 0xFFFFFF03

1001

#define V_0280A0_COLOR_INVALID 0x00000000

1002

#define V_0280A0_COLOR_8 0x00000001

1003

#define V_0280A0_COLOR_4_4 0x00000002

1004

#define V_0280A0_COLOR_3_3_2 0x00000003

1005

#define V_0280A0_COLOR_16 0x00000005

1006

#define V_0280A0_COLOR_16_FLOAT 0x00000006

1007

#define V_0280A0_COLOR_8_8 0x00000007

1008

#define V_0280A0_COLOR_5_6_5 0x00000008

1009

#define V_0280A0_COLOR_6_5_5 0x00000009

1010

#define V_0280A0_COLOR_1_5_5_5 0x0000000A

1011

#define V_0280A0_COLOR_4_4_4_4 0x0000000B

1012

#define V_0280A0_COLOR_5_5_5_1 0x0000000C

1013

#define V_0280A0_COLOR_32 0x0000000D

1014

#define V_0280A0_COLOR_32_FLOAT 0x0000000E

1015

#define V_0280A0_COLOR_16_16 0x0000000F

1016

#define V_0280A0_COLOR_16_16_FLOAT 0x00000010

1017

#define V_0280A0_COLOR_8_24 0x00000011

1018

#define V_0280A0_COLOR_8_24_FLOAT 0x00000012

1019

#define V_0280A0_COLOR_24_8 0x00000013

1020

#define V_0280A0_COLOR_24_8_FLOAT 0x00000014

1021

#define V_0280A0_COLOR_10_11_11 0x00000015

1022

#define V_0280A0_COLOR_10_11_11_FLOAT 0x00000016

1023

#define V_0280A0_COLOR_11_11_10 0x00000017

1024

#define V_0280A0_COLOR_11_11_10_FLOAT 0x00000018

1025

#define V_0280A0_COLOR_2_10_10_10 0x00000019

1026

#define V_0280A0_COLOR_8_8_8_8 0x0000001A

1027

#define V_0280A0_COLOR_10_10_10_2 0x0000001B

1028

#define V_0280A0_COLOR_X24_8_32_FLOAT 0x0000001C

1029

#define V_0280A0_COLOR_32_32 0x0000001D

1030

#define V_0280A0_COLOR_32_32_FLOAT 0x0000001E

1031

#define V_0280A0_COLOR_16_16_16_16 0x0000001F

1032

#define V_0280A0_COLOR_16_16_16_16_FLOAT 0x00000020

1033

#define V_0280A0_COLOR_32_32_32_32 0x00000022

1034

#define V_0280A0_COLOR_32_32_32_32_FLOAT 0x00000023

1035

#define S_0280A0_ARRAY_MODE(x) (((x) & 0xF) << 8)

1036

#define G_0280A0_ARRAY_MODE(x) (((x) >> 8) & 0xF)

1037

#define C_0280A0_ARRAY_MODE 0xFFFFF0FF

1038

#define V_0280A0_ARRAY_LINEAR_GENERAL 0x00000000

1039

#define V_0280A0_ARRAY_LINEAR_ALIGNED 0x00000001

1040

#define V_0280A0_ARRAY_1D_TILED_THIN1 0x00000002

1041

#define V_0280A0_ARRAY_2D_TILED_THIN1 0x00000004

1042

#define S_0280A0_NUMBER_TYPE(x) (((x) & 0x7) << 12)

1043

#define G_0280A0_NUMBER_TYPE(x) (((x) >> 12) & 0x7)

1044

#define C_0280A0_NUMBER_TYPE 0xFFFF8FFF

1045

#define S_0280A0_READ_SIZE(x) (((x) & 0x1) << 15)

1046

#define G_0280A0_READ_SIZE(x) (((x) >> 15) & 0x1)

1047

#define C_0280A0_READ_SIZE 0xFFFF7FFF

1048

#define S_0280A0_COMP_SWAP(x) (((x) & 0x3) << 16)

1049

#define G_0280A0_COMP_SWAP(x) (((x) >> 16) & 0x3)

1050

#define C_0280A0_COMP_SWAP 0xFFFCFFFF

1051

#define S_0280A0_TILE_MODE(x) (((x) & 0x3) << 18)

1052

#define G_0280A0_TILE_MODE(x) (((x) >> 18) & 0x3)

1053

#define C_0280A0_TILE_MODE 0xFFF3FFFF

1054

#define S_0280A0_BLEND_CLAMP(x) (((x) & 0x1) << 20)

1055

#define G_0280A0_BLEND_CLAMP(x) (((x) >> 20) & 0x1)

1056

#define C_0280A0_BLEND_CLAMP 0xFFEFFFFF

1057

#define S_0280A0_CLEAR_COLOR(x) (((x) & 0x1) << 21)

1058

#define G_0280A0_CLEAR_COLOR(x) (((x) >> 21) & 0x1)

1059

#define C_0280A0_CLEAR_COLOR 0xFFDFFFFF

1060

#define S_0280A0_BLEND_BYPASS(x) (((x) & 0x1) << 22)

1061

#define G_0280A0_BLEND_BYPASS(x) (((x) >> 22) & 0x1)

1062

#define C_0280A0_BLEND_BYPASS 0xFFBFFFFF

1063

#define S_0280A0_BLEND_FLOAT32(x) (((x) & 0x1) << 23)

1064

#define G_0280A0_BLEND_FLOAT32(x) (((x) >> 23) & 0x1)

1065

#define C_0280A0_BLEND_FLOAT32 0xFF7FFFFF

1066

#define S_0280A0_SIMPLE_FLOAT(x) (((x) & 0x1) << 24)

1067

#define G_0280A0_SIMPLE_FLOAT(x) (((x) >> 24) & 0x1)

1068

#define C_0280A0_SIMPLE_FLOAT 0xFEFFFFFF

1069

#define S_0280A0_ROUND_MODE(x) (((x) & 0x1) << 25)

1070

#define G_0280A0_ROUND_MODE(x) (((x) >> 25) & 0x1)

1071

#define C_0280A0_ROUND_MODE 0xFDFFFFFF

1072

#define S_0280A0_TILE_COMPACT(x) (((x) & 0x1) << 26)

1073

#define G_0280A0_TILE_COMPACT(x) (((x) >> 26) & 0x1)

1074

#define C_0280A0_TILE_COMPACT 0xFBFFFFFF

1075

#define S_0280A0_SOURCE_FORMAT(x) (((x) & 0x1) << 27)

1076

#define G_0280A0_SOURCE_FORMAT(x) (((x) >> 27) & 0x1)

1077

#define C_0280A0_SOURCE_FORMAT 0xF7FFFFFF

1078

#define R_0280A4_CB_COLOR1_INFO 0x0280A4

1079

#define R_0280A8_CB_COLOR2_INFO 0x0280A8

1080

#define R_0280AC_CB_COLOR3_INFO 0x0280AC

1081

#define R_0280B0_CB_COLOR4_INFO 0x0280B0

1082

#define R_0280B4_CB_COLOR5_INFO 0x0280B4

1083

#define R_0280B8_CB_COLOR6_INFO 0x0280B8

1084

#define R_0280BC_CB_COLOR7_INFO 0x0280BC

1085

#define R_028060_CB_COLOR0_SIZE 0x028060

1086

#define S_028060_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

1087

#define G_028060_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

1088

#define C_028060_PITCH_TILE_MAX 0xFFFFFC00

1089

#define S_028060_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

1090

#define G_028060_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

1091

#define C_028060_SLICE_TILE_MAX 0xC00003FF

1092

#define R_028064_CB_COLOR1_SIZE 0x028064

1093

#define R_028068_CB_COLOR2_SIZE 0x028068

1094

#define R_02806C_CB_COLOR3_SIZE 0x02806C

1095

#define R_028070_CB_COLOR4_SIZE 0x028070

1096

#define R_028074_CB_COLOR5_SIZE 0x028074

1097

#define R_028078_CB_COLOR6_SIZE 0x028078

1098

#define R_02807C_CB_COLOR7_SIZE 0x02807C

1099

#define R_028238_CB_TARGET_MASK 0x028238

1100

#define S_028238_TARGET0_ENABLE(x) (((x) & 0xF) << 0)

1101

#define G_028238_TARGET0_ENABLE(x) (((x) >> 0) & 0xF)

1102

#define C_028238_TARGET0_ENABLE 0xFFFFFFF0

1103

#define S_028238_TARGET1_ENABLE(x) (((x) & 0xF) << 4)

1104

#define G_028238_TARGET1_ENABLE(x) (((x) >> 4) & 0xF)

1105

#define C_028238_TARGET1_ENABLE 0xFFFFFF0F

1106

#define S_028238_TARGET2_ENABLE(x) (((x) & 0xF) << 8)

1107

#define G_028238_TARGET2_ENABLE(x) (((x) >> 8) & 0xF)

1108

#define C_028238_TARGET2_ENABLE 0xFFFFF0FF

1109

#define S_028238_TARGET3_ENABLE(x) (((x) & 0xF) << 12)

1110

#define G_028238_TARGET3_ENABLE(x) (((x) >> 12) & 0xF)

1111

#define C_028238_TARGET3_ENABLE 0xFFFF0FFF

1112

#define S_028238_TARGET4_ENABLE(x) (((x) & 0xF) << 16)

1113

#define G_028238_TARGET4_ENABLE(x) (((x) >> 16) & 0xF)

1114

#define C_028238_TARGET4_ENABLE 0xFFF0FFFF

1115

#define S_028238_TARGET5_ENABLE(x) (((x) & 0xF) << 20)

1116

#define G_028238_TARGET5_ENABLE(x) (((x) >> 20) & 0xF)

1117

#define C_028238_TARGET5_ENABLE 0xFF0FFFFF

1118

#define S_028238_TARGET6_ENABLE(x) (((x) & 0xF) << 24)

1119

#define G_028238_TARGET6_ENABLE(x) (((x) >> 24) & 0xF)

1120

#define C_028238_TARGET6_ENABLE 0xF0FFFFFF

1121

#define S_028238_TARGET7_ENABLE(x) (((x) & 0xF) << 28)

1122

#define G_028238_TARGET7_ENABLE(x) (((x) >> 28) & 0xF)

1123

#define C_028238_TARGET7_ENABLE 0x0FFFFFFF

1124

#define R_02823C_CB_SHADER_MASK 0x02823C

1125

#define S_02823C_OUTPUT0_ENABLE(x) (((x) & 0xF) << 0)

1126

#define G_02823C_OUTPUT0_ENABLE(x) (((x) >> 0) & 0xF)

1127

#define C_02823C_OUTPUT0_ENABLE 0xFFFFFFF0

1128

#define S_02823C_OUTPUT1_ENABLE(x) (((x) & 0xF) << 4)

1129

#define G_02823C_OUTPUT1_ENABLE(x) (((x) >> 4) & 0xF)

1130

#define C_02823C_OUTPUT1_ENABLE 0xFFFFFF0F

1131

#define S_02823C_OUTPUT2_ENABLE(x) (((x) & 0xF) << 8)

1132

#define G_02823C_OUTPUT2_ENABLE(x) (((x) >> 8) & 0xF)

1133

#define C_02823C_OUTPUT2_ENABLE 0xFFFFF0FF

1134

#define S_02823C_OUTPUT3_ENABLE(x) (((x) & 0xF) << 12)

1135

#define G_02823C_OUTPUT3_ENABLE(x) (((x) >> 12) & 0xF)

1136

#define C_02823C_OUTPUT3_ENABLE 0xFFFF0FFF

1137

#define S_02823C_OUTPUT4_ENABLE(x) (((x) & 0xF) << 16)

1138

#define G_02823C_OUTPUT4_ENABLE(x) (((x) >> 16) & 0xF)

1139

#define C_02823C_OUTPUT4_ENABLE 0xFFF0FFFF

1140

#define S_02823C_OUTPUT5_ENABLE(x) (((x) & 0xF) << 20)

1141

#define G_02823C_OUTPUT5_ENABLE(x) (((x) >> 20) & 0xF)

1142

#define C_02823C_OUTPUT5_ENABLE 0xFF0FFFFF

1143

#define S_02823C_OUTPUT6_ENABLE(x) (((x) & 0xF) << 24)

1144

#define G_02823C_OUTPUT6_ENABLE(x) (((x) >> 24) & 0xF)

1145

#define C_02823C_OUTPUT6_ENABLE 0xF0FFFFFF

1146

#define S_02823C_OUTPUT7_ENABLE(x) (((x) & 0xF) << 28)

1147

#define G_02823C_OUTPUT7_ENABLE(x) (((x) >> 28) & 0xF)

1148

#define C_02823C_OUTPUT7_ENABLE 0x0FFFFFFF

1149

#define R_028AB0_VGT_STRMOUT_EN 0x028AB0

1150

#define S_028AB0_STREAMOUT(x) (((x) & 0x1) << 0)

1151

#define G_028AB0_STREAMOUT(x) (((x) >> 0) & 0x1)

1152

#define C_028AB0_STREAMOUT 0xFFFFFFFE

1153

#define R_028B20_VGT_STRMOUT_BUFFER_EN 0x028B20

1154

#define S_028B20_BUFFER_0_EN(x) (((x) & 0x1) << 0)

1155

#define G_028B20_BUFFER_0_EN(x) (((x) >> 0) & 0x1)

1156

#define C_028B20_BUFFER_0_EN 0xFFFFFFFE

1157

#define S_028B20_BUFFER_1_EN(x) (((x) & 0x1) << 1)

1158

#define G_028B20_BUFFER_1_EN(x) (((x) >> 1) & 0x1)

1159

#define C_028B20_BUFFER_1_EN 0xFFFFFFFD

1160

#define S_028B20_BUFFER_2_EN(x) (((x) & 0x1) << 2)

1161

#define G_028B20_BUFFER_2_EN(x) (((x) >> 2) & 0x1)

1162

#define C_028B20_BUFFER_2_EN 0xFFFFFFFB

1163

#define S_028B20_BUFFER_3_EN(x) (((x) & 0x1) << 3)

1164

#define G_028B20_BUFFER_3_EN(x) (((x) >> 3) & 0x1)

1165

#define C_028B20_BUFFER_3_EN 0xFFFFFFF7

1166

#define S_028B20_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1167

#define G_028B20_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1168

#define C_028B20_SIZE 0x00000000

1169

#define R_038000_SQ_TEX_RESOURCE_WORD0_0 0x038000

1170

#define S_038000_DIM(x) (((x) & 0x7) << 0)

1171

#define G_038000_DIM(x) (((x) >> 0) & 0x7)

1172

#define C_038000_DIM 0xFFFFFFF8

1173

#define V_038000_SQ_TEX_DIM_1D 0x00000000

1174

#define V_038000_SQ_TEX_DIM_2D 0x00000001

1175

#define V_038000_SQ_TEX_DIM_3D 0x00000002

1176

#define V_038000_SQ_TEX_DIM_CUBEMAP 0x00000003

1177

#define V_038000_SQ_TEX_DIM_1D_ARRAY 0x00000004

1178

#define V_038000_SQ_TEX_DIM_2D_ARRAY 0x00000005

1179

#define V_038000_SQ_TEX_DIM_2D_MSAA 0x00000006

1180

#define V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA 0x00000007

1181

#define S_038000_TILE_MODE(x) (((x) & 0xF) << 3)

1182

#define G_038000_TILE_MODE(x) (((x) >> 3) & 0xF)

1183

#define C_038000_TILE_MODE 0xFFFFFF87

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

1184

#define V_038000_ARRAY_LINEAR_GENERAL 0x00000000

1185

#define V_038000_ARRAY_LINEAR_ALIGNED 0x00000001

1186

#define V_038000_ARRAY_1D_TILED_THIN1 0x00000002

1187

#define V_038000_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1188

#define S_038000_TILE_TYPE(x) (((x) & 0x1) << 7)

1189

#define G_038000_TILE_TYPE(x) (((x) >> 7) & 0x1)

1190

#define C_038000_TILE_TYPE 0xFFFFFF7F

1191

#define S_038000_PITCH(x) (((x) & 0x7FF) << 8)

1192

#define G_038000_PITCH(x) (((x) >> 8) & 0x7FF)

1193

#define C_038000_PITCH 0xFFF800FF

1194

#define S_038000_TEX_WIDTH(x) (((x) & 0x1FFF) << 19)

1195

#define G_038000_TEX_WIDTH(x) (((x) >> 19) & 0x1FFF)

1196

#define C_038000_TEX_WIDTH 0x0007FFFF

1197

#define R_038004_SQ_TEX_RESOURCE_WORD1_0 0x038004

1198

#define S_038004_TEX_HEIGHT(x) (((x) & 0x1FFF) << 0)

1199

#define G_038004_TEX_HEIGHT(x) (((x) >> 0) & 0x1FFF)

1200

#define C_038004_TEX_HEIGHT 0xFFFFE000

1201

#define S_038004_TEX_DEPTH(x) (((x) & 0x1FFF) << 13)

1202

#define G_038004_TEX_DEPTH(x) (((x) >> 13) & 0x1FFF)

1203

#define C_038004_TEX_DEPTH 0xFC001FFF

1204

#define S_038004_DATA_FORMAT(x) (((x) & 0x3F) << 26)

1205

#define G_038004_DATA_FORMAT(x) (((x) >> 26) & 0x3F)

1206

#define C_038004_DATA_FORMAT 0x03FFFFFF

1207

#define V_038004_COLOR_INVALID 0x00000000

1208

#define V_038004_COLOR_8 0x00000001

1209

#define V_038004_COLOR_4_4 0x00000002

1210

#define V_038004_COLOR_3_3_2 0x00000003

1211

#define V_038004_COLOR_16 0x00000005

1212

#define V_038004_COLOR_16_FLOAT 0x00000006

1213

#define V_038004_COLOR_8_8 0x00000007

1214

#define V_038004_COLOR_5_6_5 0x00000008

1215

#define V_038004_COLOR_6_5_5 0x00000009

1216

#define V_038004_COLOR_1_5_5_5 0x0000000A

1217

#define V_038004_COLOR_4_4_4_4 0x0000000B

1218

#define V_038004_COLOR_5_5_5_1 0x0000000C

1219

#define V_038004_COLOR_32 0x0000000D

1220

#define V_038004_COLOR_32_FLOAT 0x0000000E

1221

#define V_038004_COLOR_16_16 0x0000000F

1222

#define V_038004_COLOR_16_16_FLOAT 0x00000010

1223

#define V_038004_COLOR_8_24 0x00000011

1224

#define V_038004_COLOR_8_24_FLOAT 0x00000012

1225

#define V_038004_COLOR_24_8 0x00000013

1226

#define V_038004_COLOR_24_8_FLOAT 0x00000014

1227

#define V_038004_COLOR_10_11_11 0x00000015

1228

#define V_038004_COLOR_10_11_11_FLOAT 0x00000016

1229

#define V_038004_COLOR_11_11_10 0x00000017

1230

#define V_038004_COLOR_11_11_10_FLOAT 0x00000018

1231

#define V_038004_COLOR_2_10_10_10 0x00000019

1232

#define V_038004_COLOR_8_8_8_8 0x0000001A

1233

#define V_038004_COLOR_10_10_10_2 0x0000001B

1234

#define V_038004_COLOR_X24_8_32_FLOAT 0x0000001C

1235

#define V_038004_COLOR_32_32 0x0000001D

1236

#define V_038004_COLOR_32_32_FLOAT 0x0000001E

1237

#define V_038004_COLOR_16_16_16_16 0x0000001F

1238

#define V_038004_COLOR_16_16_16_16_FLOAT 0x00000020

1239

#define V_038004_COLOR_32_32_32_32 0x00000022

1240

#define V_038004_COLOR_32_32_32_32_FLOAT 0x00000023

1241

#define V_038004_FMT_1 0x00000025

1242

#define V_038004_FMT_GB_GR 0x00000027

1243

#define V_038004_FMT_BG_RG 0x00000028

1244

#define V_038004_FMT_32_AS_8 0x00000029

1245

#define V_038004_FMT_32_AS_8_8 0x0000002A

1246

#define V_038004_FMT_5_9_9_9_SHAREDEXP 0x0000002B

1247

#define V_038004_FMT_8_8_8 0x0000002C

1248

#define V_038004_FMT_16_16_16 0x0000002D

1249

#define V_038004_FMT_16_16_16_FLOAT 0x0000002E

1250

#define V_038004_FMT_32_32_32 0x0000002F

1251

#define V_038004_FMT_32_32_32_FLOAT 0x00000030

1252

#define R_038010_SQ_TEX_RESOURCE_WORD4_0 0x038010

1253

#define S_038010_FORMAT_COMP_X(x) (((x) & 0x3) << 0)

1254

#define G_038010_FORMAT_COMP_X(x) (((x) >> 0) & 0x3)

1255

#define C_038010_FORMAT_COMP_X 0xFFFFFFFC

1256

#define S_038010_FORMAT_COMP_Y(x) (((x) & 0x3) << 2)

1257

#define G_038010_FORMAT_COMP_Y(x) (((x) >> 2) & 0x3)

1258

#define C_038010_FORMAT_COMP_Y 0xFFFFFFF3

1259

#define S_038010_FORMAT_COMP_Z(x) (((x) & 0x3) << 4)

1260

#define G_038010_FORMAT_COMP_Z(x) (((x) >> 4) & 0x3)

1261

#define C_038010_FORMAT_COMP_Z 0xFFFFFFCF

1262

#define S_038010_FORMAT_COMP_W(x) (((x) & 0x3) << 6)

1263

#define G_038010_FORMAT_COMP_W(x) (((x) >> 6) & 0x3)

1264

#define C_038010_FORMAT_COMP_W 0xFFFFFF3F

1265

#define S_038010_NUM_FORMAT_ALL(x) (((x) & 0x3) << 8)

1266

#define G_038010_NUM_FORMAT_ALL(x) (((x) >> 8) & 0x3)

1267

#define C_038010_NUM_FORMAT_ALL 0xFFFFFCFF

1268

#define S_038010_SRF_MODE_ALL(x) (((x) & 0x1) << 10)

1269

#define G_038010_SRF_MODE_ALL(x) (((x) >> 10) & 0x1)

1270

#define C_038010_SRF_MODE_ALL 0xFFFFFBFF

1271

#define S_038010_FORCE_DEGAMMA(x) (((x) & 0x1) << 11)

1272

#define G_038010_FORCE_DEGAMMA(x) (((x) >> 11) & 0x1)

1273

#define C_038010_FORCE_DEGAMMA 0xFFFFF7FF

1274

#define S_038010_ENDIAN_SWAP(x) (((x) & 0x3) << 12)

1275

#define G_038010_ENDIAN_SWAP(x) (((x) >> 12) & 0x3)

1276

#define C_038010_ENDIAN_SWAP 0xFFFFCFFF

1277

#define S_038010_REQUEST_SIZE(x) (((x) & 0x3) << 14)

1278

#define G_038010_REQUEST_SIZE(x) (((x) >> 14) & 0x3)

1279

#define C_038010_REQUEST_SIZE 0xFFFF3FFF

1280

#define S_038010_DST_SEL_X(x) (((x) & 0x7) << 16)

1281

#define G_038010_DST_SEL_X(x) (((x) >> 16) & 0x7)

1282

#define C_038010_DST_SEL_X 0xFFF8FFFF

1283

#define S_038010_DST_SEL_Y(x) (((x) & 0x7) << 19)

1284

#define G_038010_DST_SEL_Y(x) (((x) >> 19) & 0x7)

1285

#define C_038010_DST_SEL_Y 0xFFC7FFFF

1286

#define S_038010_DST_SEL_Z(x) (((x) & 0x7) << 22)

1287

#define G_038010_DST_SEL_Z(x) (((x) >> 22) & 0x7)

1288

#define C_038010_DST_SEL_Z 0xFE3FFFFF

1289

#define S_038010_DST_SEL_W(x) (((x) & 0x7) << 25)

1290

#define G_038010_DST_SEL_W(x) (((x) >> 25) & 0x7)

1291

#define C_038010_DST_SEL_W 0xF1FFFFFF

1292

#define S_038010_BASE_LEVEL(x) (((x) & 0xF) << 28)

1293

#define G_038010_BASE_LEVEL(x) (((x) >> 28) & 0xF)

1294

#define C_038010_BASE_LEVEL 0x0FFFFFFF

1295

#define R_038014_SQ_TEX_RESOURCE_WORD5_0 0x038014

1296

#define S_038014_LAST_LEVEL(x) (((x) & 0xF) << 0)

1297

#define G_038014_LAST_LEVEL(x) (((x) >> 0) & 0xF)

1298

#define C_038014_LAST_LEVEL 0xFFFFFFF0

1299

#define S_038014_BASE_ARRAY(x) (((x) & 0x1FFF) << 4)

1300

#define G_038014_BASE_ARRAY(x) (((x) >> 4) & 0x1FFF)

1301

#define C_038014_BASE_ARRAY 0xFFFE000F

1302

#define S_038014_LAST_ARRAY(x) (((x) & 0x1FFF) << 17)

1303

#define G_038014_LAST_ARRAY(x) (((x) >> 17) & 0x1FFF)

1304

#define C_038014_LAST_ARRAY 0xC001FFFF

1305

#define R_0288A8_SQ_ESGS_RING_ITEMSIZE 0x0288A8

1306

#define S_0288A8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1307

#define G_0288A8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1308

#define C_0288A8_ITEMSIZE 0xFFFF8000

1309

#define R_008C44_SQ_ESGS_RING_SIZE 0x008C44

1310

#define S_008C44_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1311

#define G_008C44_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1312

#define C_008C44_MEM_SIZE 0x00000000

1313

#define R_0288B0_SQ_ESTMP_RING_ITEMSIZE 0x0288B0

1314

#define S_0288B0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1315

#define G_0288B0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1316

#define C_0288B0_ITEMSIZE 0xFFFF8000

1317

#define R_008C54_SQ_ESTMP_RING_SIZE 0x008C54

1318

#define S_008C54_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1319

#define G_008C54_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1320

#define C_008C54_MEM_SIZE 0x00000000

1321

#define R_0288C0_SQ_FBUF_RING_ITEMSIZE 0x0288C0

1322

#define S_0288C0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1323

#define G_0288C0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1324

#define C_0288C0_ITEMSIZE 0xFFFF8000

1325

#define R_008C74_SQ_FBUF_RING_SIZE 0x008C74

1326

#define S_008C74_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1327

#define G_008C74_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1328

#define C_008C74_MEM_SIZE 0x00000000

1329

#define R_0288B4_SQ_GSTMP_RING_ITEMSIZE 0x0288B4

1330

#define S_0288B4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1331

#define G_0288B4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1332

#define C_0288B4_ITEMSIZE 0xFFFF8000

1333

#define R_008C5C_SQ_GSTMP_RING_SIZE 0x008C5C

1334

#define S_008C5C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1335

#define G_008C5C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1336

#define C_008C5C_MEM_SIZE 0x00000000

1337

#define R_0288AC_SQ_GSVS_RING_ITEMSIZE 0x0288AC

1338

#define S_0288AC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1339

#define G_0288AC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1340

#define C_0288AC_ITEMSIZE 0xFFFF8000

1341

#define R_008C4C_SQ_GSVS_RING_SIZE 0x008C4C

1342

#define S_008C4C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1343

#define G_008C4C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1344

#define C_008C4C_MEM_SIZE 0x00000000

1345

#define R_0288BC_SQ_PSTMP_RING_ITEMSIZE 0x0288BC

1346

#define S_0288BC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1347

#define G_0288BC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1348

#define C_0288BC_ITEMSIZE 0xFFFF8000

1349

#define R_008C6C_SQ_PSTMP_RING_SIZE 0x008C6C

1350

#define S_008C6C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1351

#define G_008C6C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1352

#define C_008C6C_MEM_SIZE 0x00000000

1353

#define R_0288C4_SQ_REDUC_RING_ITEMSIZE 0x0288C4

1354

#define S_0288C4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1355

#define G_0288C4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1356

#define C_0288C4_ITEMSIZE 0xFFFF8000

1357

#define R_008C7C_SQ_REDUC_RING_SIZE 0x008C7C

1358

#define S_008C7C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1359

#define G_008C7C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1360

#define C_008C7C_MEM_SIZE 0x00000000

1361

#define R_0288B8_SQ_VSTMP_RING_ITEMSIZE 0x0288B8

1362

#define S_0288B8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1363

#define G_0288B8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1364

#define C_0288B8_ITEMSIZE 0xFFFF8000

1365

#define R_008C64_SQ_VSTMP_RING_SIZE 0x008C64

1366

#define S_008C64_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1367

#define G_008C64_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1368

#define C_008C64_MEM_SIZE 0x00000000

1369

#define R_0288C8_SQ_GS_VERT_ITEMSIZE 0x0288C8

1370

#define S_0288C8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1371

#define G_0288C8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1372

#define C_0288C8_ITEMSIZE 0xFFFF8000

1373

#define R_028010_DB_DEPTH_INFO 0x028010

1374

#define S_028010_FORMAT(x) (((x) & 0x7) << 0)

1375

#define G_028010_FORMAT(x) (((x) >> 0) & 0x7)

1376

#define C_028010_FORMAT 0xFFFFFFF8

1377

#define V_028010_DEPTH_INVALID 0x00000000

1378

#define V_028010_DEPTH_16 0x00000001

1379

#define V_028010_DEPTH_X8_24 0x00000002

1380

#define V_028010_DEPTH_8_24 0x00000003

1381

#define V_028010_DEPTH_X8_24_FLOAT 0x00000004

1382

#define V_028010_DEPTH_8_24_FLOAT 0x00000005

1383

#define V_028010_DEPTH_32_FLOAT 0x00000006

1384

#define V_028010_DEPTH_X24_8_32_FLOAT 0x00000007

1385

#define S_028010_READ_SIZE(x) (((x) & 0x1) << 3)

1386

#define G_028010_READ_SIZE(x) (((x) >> 3) & 0x1)

1387

#define C_028010_READ_SIZE 0xFFFFFFF7

1388

#define S_028010_ARRAY_MODE(x) (((x) & 0xF) << 15)

1389

#define G_028010_ARRAY_MODE(x) (((x) >> 15) & 0xF)

1390

#define C_028010_ARRAY_MODE 0xFFF87FFF

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

1391

#define V_028010_ARRAY_1D_TILED_THIN1 0x00000002

1392

#define V_028010_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1393

#define S_028010_TILE_SURFACE_ENABLE(x) (((x) & 0x1) << 25)

1394

#define G_028010_TILE_SURFACE_ENABLE(x) (((x) >> 25) & 0x1)

1395

#define C_028010_TILE_SURFACE_ENABLE 0xFDFFFFFF

1396

#define S_028010_TILE_COMPACT(x) (((x) & 0x1) << 26)

1397

#define G_028010_TILE_COMPACT(x) (((x) >> 26) & 0x1)

1398

#define C_028010_TILE_COMPACT 0xFBFFFFFF

1399

#define S_028010_ZRANGE_PRECISION(x) (((x) & 0x1) << 31)

1400

#define G_028010_ZRANGE_PRECISION(x) (((x) >> 31) & 0x1)

1401

#define C_028010_ZRANGE_PRECISION 0x7FFFFFFF

1402

#define R_028000_DB_DEPTH_SIZE 0x028000

1403

#define S_028000_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

1404

#define G_028000_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

1405

#define C_028000_PITCH_TILE_MAX 0xFFFFFC00

1406

#define S_028000_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

1407

#define G_028000_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

1408

#define C_028000_SLICE_TILE_MAX 0xC00003FF

1409

#define R_028004_DB_DEPTH_VIEW 0x028004

1410

#define S_028004_SLICE_START(x) (((x) & 0x7FF) << 0)

1411

#define G_028004_SLICE_START(x) (((x) >> 0) & 0x7FF)

1412

#define C_028004_SLICE_START 0xFFFFF800

1413

#define S_028004_SLICE_MAX(x) (((x) & 0x7FF) << 13)

1414

#define G_028004_SLICE_MAX(x) (((x) >> 13) & 0x7FF)

1415

#define C_028004_SLICE_MAX 0xFF001FFF

1416

#define R_028800_DB_DEPTH_CONTROL 0x028800

1417

#define S_028800_STENCIL_ENABLE(x) (((x) & 0x1) << 0)

1418

#define G_028800_STENCIL_ENABLE(x) (((x) >> 0) & 0x1)

1419

#define C_028800_STENCIL_ENABLE 0xFFFFFFFE

1420

#define S_028800_Z_ENABLE(x) (((x) & 0x1) << 1)

1421

#define G_028800_Z_ENABLE(x) (((x) >> 1) & 0x1)

1422

#define C_028800_Z_ENABLE 0xFFFFFFFD

1423

#define S_028800_Z_WRITE_ENABLE(x) (((x) & 0x1) << 2)

1424

#define G_028800_Z_WRITE_ENABLE(x) (((x) >> 2) & 0x1)

1425

#define C_028800_Z_WRITE_ENABLE 0xFFFFFFFB

1426

#define S_028800_ZFUNC(x) (((x) & 0x7) << 4)

1427

#define G_028800_ZFUNC(x) (((x) >> 4) & 0x7)

1428

#define C_028800_ZFUNC 0xFFFFFF8F

1429

#define S_028800_BACKFACE_ENABLE(x) (((x) & 0x1) << 7)

1430

#define G_028800_BACKFACE_ENABLE(x) (((x) >> 7) & 0x1)

1431

#define C_028800_BACKFACE_ENABLE 0xFFFFFF7F

1432

#define S_028800_STENCILFUNC(x) (((x) & 0x7) << 8)

1433

#define G_028800_STENCILFUNC(x) (((x) >> 8) & 0x7)

1434

#define C_028800_STENCILFUNC 0xFFFFF8FF

1435

#define S_028800_STENCILFAIL(x) (((x) & 0x7) << 11)

1436

#define G_028800_STENCILFAIL(x) (((x) >> 11) & 0x7)

1437

#define C_028800_STENCILFAIL 0xFFFFC7FF

1438

#define S_028800_STENCILZPASS(x) (((x) & 0x7) << 14)

1439

#define G_028800_STENCILZPASS(x) (((x) >> 14) & 0x7)

1440

#define C_028800_STENCILZPASS 0xFFFE3FFF

1441

#define S_028800_STENCILZFAIL(x) (((x) & 0x7) << 17)

1442

#define G_028800_STENCILZFAIL(x) (((x) >> 17) & 0x7)

1443

#define C_028800_STENCILZFAIL 0xFFF1FFFF

1444

#define S_028800_STENCILFUNC_BF(x) (((x) & 0x7) << 20)

1445

#define G_028800_STENCILFUNC_BF(x) (((x) >> 20) & 0x7)

1446

#define C_028800_STENCILFUNC_BF 0xFF8FFFFF

1447

#define S_028800_STENCILFAIL_BF(x) (((x) & 0x7) << 23)

1448

#define G_028800_STENCILFAIL_BF(x) (((x) >> 23) & 0x7)

1449

#define C_028800_STENCILFAIL_BF 0xFC7FFFFF

1450

#define S_028800_STENCILZPASS_BF(x) (((x) & 0x7) << 26)

1451

#define G_028800_STENCILZPASS_BF(x) (((x) >> 26) & 0x7)

1452

#define C_028800_STENCILZPASS_BF 0xE3FFFFFF

1453

#define S_028800_STENCILZFAIL_BF(x) (((x) & 0x7) << 29)

1454

#define G_028800_STENCILZFAIL_BF(x) (((x) >> 29) & 0x7)

1455

#define C_028800_STENCILZFAIL_BF 0x1FFFFFFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1456

Jerome Glisse