blob: 0732cdd05ba1e43b9ff05f336036938de588ad0b [file] [log] [blame]
Kumar Galad0fc2ea2008-07-07 11:28:33 -05001* Freescale 83xx DMA Controller
2
3Freescale PowerPC 83xx have on chip general purpose DMA controllers.
4
5Required properties:
6
7- compatible : compatible list, contains 2 entries, first is
8 "fsl,CHIP-dma", where CHIP is the processor
9 (mpc8349, mpc8360, etc.) and the second is
10 "fsl,elo-dma"
11- reg : <registers mapping for DMA general status reg>
12- ranges : Should be defined as specified in 1) to describe the
13 DMA controller channels.
14- cell-index : controller index. 0 for controller @ 0x8100
15- interrupts : <interrupt mapping for DMA IRQ>
16- interrupt-parent : optional, if needed for interrupt mapping
17
18
19- DMA channel nodes:
20 - compatible : compatible list, contains 2 entries, first is
21 "fsl,CHIP-dma-channel", where CHIP is the processor
22 (mpc8349, mpc8350, etc.) and the second is
Timur Tabib56c2762008-10-10 11:52:31 -050023 "fsl,elo-dma-channel". However, see note below.
Kumar Galad0fc2ea2008-07-07 11:28:33 -050024 - reg : <registers mapping for channel>
25 - cell-index : dma channel index starts at 0.
26
27Optional properties:
28 - interrupts : <interrupt mapping for DMA channel IRQ>
29 (on 83xx this is expected to be identical to
30 the interrupts property of the parent node)
31 - interrupt-parent : optional, if needed for interrupt mapping
32
33Example:
34 dma@82a8 {
35 #address-cells = <1>;
36 #size-cells = <1>;
37 compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010038 reg = <0x82a8 4>;
39 ranges = <0 0x8100 0x1a4>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050040 interrupt-parent = <&ipic>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010041 interrupts = <71 8>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050042 cell-index = <0>;
43 dma-channel@0 {
44 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
45 cell-index = <0>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010046 reg = <0 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050047 };
48 dma-channel@80 {
49 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
50 cell-index = <1>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010051 reg = <0x80 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050052 };
53 dma-channel@100 {
54 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
55 cell-index = <2>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010056 reg = <0x100 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050057 };
58 dma-channel@180 {
59 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
60 cell-index = <3>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010061 reg = <0x180 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050062 };
63 };
64
65* Freescale 85xx/86xx DMA Controller
66
67Freescale PowerPC 85xx/86xx have on chip general purpose DMA controllers.
68
69Required properties:
70
71- compatible : compatible list, contains 2 entries, first is
72 "fsl,CHIP-dma", where CHIP is the processor
73 (mpc8540, mpc8540, etc.) and the second is
74 "fsl,eloplus-dma"
75- reg : <registers mapping for DMA general status reg>
76- cell-index : controller index. 0 for controller @ 0x21000,
77 1 for controller @ 0xc000
78- ranges : Should be defined as specified in 1) to describe the
79 DMA controller channels.
80
81- DMA channel nodes:
82 - compatible : compatible list, contains 2 entries, first is
83 "fsl,CHIP-dma-channel", where CHIP is the processor
84 (mpc8540, mpc8560, etc.) and the second is
Timur Tabib56c2762008-10-10 11:52:31 -050085 "fsl,eloplus-dma-channel". However, see note below.
Kumar Galad0fc2ea2008-07-07 11:28:33 -050086 - cell-index : dma channel index starts at 0.
87 - reg : <registers mapping for channel>
88 - interrupts : <interrupt mapping for DMA channel IRQ>
89 - interrupt-parent : optional, if needed for interrupt mapping
90
91Example:
92 dma@21300 {
93 #address-cells = <1>;
94 #size-cells = <1>;
95 compatible = "fsl,mpc8540-dma", "fsl,eloplus-dma";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +010096 reg = <0x21300 4>;
97 ranges = <0 0x21100 0x200>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050098 cell-index = <0>;
99 dma-channel@0 {
100 compatible = "fsl,mpc8540-dma-channel", "fsl,eloplus-dma-channel";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100101 reg = <0 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500102 cell-index = <0>;
103 interrupt-parent = <&mpic>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100104 interrupts = <20 2>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500105 };
106 dma-channel@80 {
107 compatible = "fsl,mpc8540-dma-channel", "fsl,eloplus-dma-channel";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100108 reg = <0x80 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500109 cell-index = <1>;
110 interrupt-parent = <&mpic>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100111 interrupts = <21 2>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500112 };
113 dma-channel@100 {
114 compatible = "fsl,mpc8540-dma-channel", "fsl,eloplus-dma-channel";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100115 reg = <0x100 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500116 cell-index = <2>;
117 interrupt-parent = <&mpic>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100118 interrupts = <22 2>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500119 };
120 dma-channel@180 {
121 compatible = "fsl,mpc8540-dma-channel", "fsl,eloplus-dma-channel";
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100122 reg = <0x180 0x80>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500123 cell-index = <3>;
124 interrupt-parent = <&mpic>;
Peter Korsgaardb4f7ec42009-01-14 15:52:41 +0100125 interrupts = <23 2>;
Kumar Galad0fc2ea2008-07-07 11:28:33 -0500126 };
127 };
Timur Tabib56c2762008-10-10 11:52:31 -0500128
129Note on DMA channel compatible properties: The compatible property must say
130"fsl,elo-dma-channel" or "fsl,eloplus-dma-channel" to be used by the Elo DMA
131driver (fsldma). Any DMA channel used by fsldma cannot be used by another
132DMA driver, such as the SSI sound drivers for the MPC8610. Therefore, any DMA
133channel that should be used for another driver should not use
134"fsl,elo-dma-channel" or "fsl,eloplus-dma-channel". For the SSI drivers, for
135example, the compatible property should be "fsl,ssi-dma-channel". See ssi.txt
136for more information.