blob: b6d2e21474f9ea92656d7b19037f2366650303c2 [file] [log] [blame]
Kumar Galad0fc2ea2008-07-07 11:28:33 -05001* I2C
2
3Required properties :
4
5 - device_type : Should be "i2c"
6 - reg : Offset and length of the register set for the device
7
8Recommended properties :
9
Wolfgang Grandegger8d82ffd2009-04-07 10:20:56 +020010 - compatible : compatibility list with 2 entries, the first should
11 be "fsl,CHIP-i2c" where CHIP is the name of a compatible processor,
12 e.g. mpc8313, mpc8543, mpc8544, mpc5200 or mpc5200b. The second one
13 should be "fsl-i2c".
Kumar Galad0fc2ea2008-07-07 11:28:33 -050014 - interrupts : <a b> where a is the interrupt number and b is a
15 field that represents an encoding of the sense and level
16 information for the interrupt. This should be encoded based on
17 the information in section 2) depending on the type of interrupt
18 controller you have.
19 - interrupt-parent : the phandle for the interrupt controller that
20 services interrupts for this device.
Wolfgang Grandegger8d82ffd2009-04-07 10:20:56 +020021 - fsl,preserve-clocking : boolean; if defined, the clock settings
22 from the bootloader are preserved (not touched).
23 - clock-frequency : desired I2C bus clock frequency in Hz.
Kumar Galad0fc2ea2008-07-07 11:28:33 -050024
Wolfgang Grandegger8d82ffd2009-04-07 10:20:56 +020025Examples :
26
27 i2c@3d00 {
28 #address-cells = <1>;
29 #size-cells = <0>;
30 compatible = "fsl,mpc5200b-i2c","fsl,mpc5200-i2c","fsl-i2c";
31 cell-index = <0>;
32 reg = <0x3d00 0x40>;
33 interrupts = <2 15 0>;
34 interrupt-parent = <&mpc5200_pic>;
35 fsl,preserve-clocking;
Kumar Galad0fc2ea2008-07-07 11:28:33 -050036 };
Wolfgang Grandegger8d82ffd2009-04-07 10:20:56 +020037
38 i2c@3100 {
39 #address-cells = <1>;
40 #size-cells = <0>;
41 cell-index = <1>;
42 compatible = "fsl,mpc8544-i2c", "fsl-i2c";
43 reg = <0x3100 0x100>;
44 interrupts = <43 2>;
45 interrupt-parent = <&mpic>;
46 clock-frequency = <400000>;
47 };
48