blob: c9b823d1d073eac175172fea84386e6c5416d867 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* $Id: cf-enabler.c,v 1.4 2004/02/22 22:44:36 kkojima Exp $
2 *
3 * linux/drivers/block/cf-enabler.c
4 *
5 * Copyright (C) 1999 Niibe Yutaka
6 * Copyright (C) 2000 Toshiharu Nozawa
7 * Copyright (C) 2001 A&D Co., Ltd.
8 *
9 * Enable the CF configuration.
10 */
11
Linus Torvalds1da177e2005-04-16 15:20:36 -070012#include <linux/init.h>
13
14#include <asm/io.h>
15#include <asm/irq.h>
16
17/*
18 * You can connect Compact Flash directly to the bus of SuperH.
19 * This is the enabler for that.
20 *
21 * SIM: How generic is this really? It looks pretty board, or at
22 * least SH sub-type, specific to me.
23 * I know it doesn't work on the Overdrive!
24 */
25
26/*
27 * 0xB8000000 : Attribute
28 * 0xB8001000 : Common Memory
29 * 0xBA000000 : I/O
30 */
31#if defined(CONFIG_IDE) && defined(CONFIG_CPU_SH4)
32/* SH4 can't access PCMCIA interface through P2 area.
33 * we must remap it with appropreate attribute bit of the page set.
34 * this part is based on Greg Banks' hd64465_ss.c implementation - Masahiro Abe */
35#include <linux/mm.h>
36#include <linux/vmalloc.h>
37
38#if defined(CONFIG_CF_AREA6)
39#define slot_no 0
40#else
41#define slot_no 1
42#endif
43
Linus Torvalds1da177e2005-04-16 15:20:36 -070044/* use this pointer to access to directly connected compact flash io area*/
45void *cf_io_base;
46
47static int __init allocate_cf_area(void)
48{
49 pgprot_t prot;
50 unsigned long paddrbase, psize;
51
52 /* open I/O area window */
53 paddrbase = virt_to_phys((void*)CONFIG_CF_BASE_ADDR);
54 psize = PAGE_SIZE;
55 prot = PAGE_KERNEL_PCC(slot_no, _PAGE_PCC_IO16);
56 cf_io_base = p3_ioremap(paddrbase, psize, prot.pgprot);
57 if (!cf_io_base) {
58 printk("allocate_cf_area : can't open CF I/O window!\n");
59 return -ENOMEM;
60 }
61/* printk("p3_ioremap(paddr=0x%08lx, psize=0x%08lx, prot=0x%08lx)=0x%08lx\n",
Paul Mundtd7cdc9e2006-09-27 15:16:42 +090062 paddrbase, psize, prot.pgprot, cf_io_base);*/
Linus Torvalds1da177e2005-04-16 15:20:36 -070063
64 /* XXX : do we need attribute and common-memory area also? */
65
66 return 0;
67}
68#endif
69
70static int __init cf_init_default(void)
71{
72/* You must have enabled the card, and set the level interrupt
73 * before reaching this point. Possibly in boot ROM or boot loader.
74 */
75#if defined(CONFIG_IDE) && defined(CONFIG_CPU_SH4)
76 allocate_cf_area();
77#endif
78#if defined(CONFIG_SH_UNKNOWN)
79 /* This should be done in each board's init_xxx_irq. */
80 make_imask_irq(14);
81 disable_irq(14);
82#endif
83 return 0;
84}
85
86#if defined(CONFIG_SH_SOLUTION_ENGINE)
87#include <asm/se/se.h>
88
89/*
90 * SolutionEngine
91 *
92 * 0xB8400000 : Common Memory
93 * 0xB8500000 : Attribute
94 * 0xB8600000 : I/O
95 */
96
97static int __init cf_init_se(void)
98{
99 if ((ctrl_inw(MRSHPC_CSR) & 0x000c) != 0)
100 return 0; /* Not detected */
101
102 if ((ctrl_inw(MRSHPC_CSR) & 0x0080) == 0) {
103 ctrl_outw(0x0674, MRSHPC_CPWCR); /* Card Vcc is 3.3v? */
104 } else {
105 ctrl_outw(0x0678, MRSHPC_CPWCR); /* Card Vcc is 5V */
106 }
107
108 /*
109 * PC-Card window open
110 * flag == COMMON/ATTRIBUTE/IO
111 */
112 /* common window open */
113 ctrl_outw(0x8a84, MRSHPC_MW0CR1);/* window 0xb8400000 */
114 if((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
115 /* common mode & bus width 16bit SWAP = 1*/
116 ctrl_outw(0x0b00, MRSHPC_MW0CR2);
117 else
118 /* common mode & bus width 16bit SWAP = 0*/
119 ctrl_outw(0x0300, MRSHPC_MW0CR2);
120
121 /* attribute window open */
122 ctrl_outw(0x8a85, MRSHPC_MW1CR1);/* window 0xb8500000 */
123 if ((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
124 /* attribute mode & bus width 16bit SWAP = 1*/
125 ctrl_outw(0x0a00, MRSHPC_MW1CR2);
126 else
127 /* attribute mode & bus width 16bit SWAP = 0*/
128 ctrl_outw(0x0200, MRSHPC_MW1CR2);
129
130 /* I/O window open */
131 ctrl_outw(0x8a86, MRSHPC_IOWCR1);/* I/O window 0xb8600000 */
132 ctrl_outw(0x0008, MRSHPC_CDCR); /* I/O card mode */
133 if ((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
134 ctrl_outw(0x0a00, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 1*/
135 else
136 ctrl_outw(0x0200, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 0*/
137
138 ctrl_outw(0x2000, MRSHPC_ICR);
139 ctrl_outb(0x00, PA_MRSHPC_MW2 + 0x206);
140 ctrl_outb(0x42, PA_MRSHPC_MW2 + 0x200);
141 return 0;
142}
143#endif
144
145int __init cf_init(void)
146{
147#if defined(CONFIG_SH_SOLUTION_ENGINE)
148 if (MACH_SE)
149 return cf_init_se();
150#endif
151 return cf_init_default();
152}
153
154__initcall (cf_init);