blob: aa81c6597bc4e460010143927cd29d478f339999 [file] [log] [blame]
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001/* arch/arm/mach-msm/pm.h
2 *
3 * Copyright (C) 2007 Google, Inc.
Duy Truonge833aca2013-02-12 13:35:08 -08004 * Copyright (c) 2009-2012, The Linux Foundation. All rights reserved.
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07005 * Author: San Mehat <san@android.com>
6 *
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 */
17
18#ifndef __ARCH_ARM_MACH_MSM_PM_H
19#define __ARCH_ARM_MACH_MSM_PM_H
20
21#include <linux/types.h>
22#include <linux/cpuidle.h>
23
24#ifdef CONFIG_SMP
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070025extern void msm_secondary_startup(void);
26#else
27#define msm_secondary_startup NULL
28#endif
29
Taniya Dase30a6b22012-03-20 11:37:45 +053030extern int power_collapsed;
31
Murali Nalajala2a0bbda2012-03-28 12:12:54 +053032struct msm_pm_irq_calls {
33 unsigned int (*irq_pending)(void);
34 int (*idle_sleep_allowed)(void);
35 void (*enter_sleep1)(bool modem_wake, int from_idle, uint32_t
36 *irq_mask);
37 int (*enter_sleep2)(bool modem_wake, int from_idle);
38 void (*exit_sleep1)(uint32_t irq_mask, uint32_t wakeup_reason,
39 uint32_t pending_irqs);
40 void (*exit_sleep2)(uint32_t irq_mask, uint32_t wakeup_reason,
41 uint32_t pending_irqs);
42 void (*exit_sleep3)(uint32_t irq_mask, uint32_t wakeup_reason,
43 uint32_t pending_irqs);
44};
45
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070046enum msm_pm_sleep_mode {
Praveen Chidambaramd3d844d2012-04-24 09:47:38 -060047 MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT = 0,
48 MSM_PM_SLEEP_MODE_RAMP_DOWN_AND_WAIT_FOR_INTERRUPT = 1,
49 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE = 2,
50 MSM_PM_SLEEP_MODE_POWER_COLLAPSE = 3,
51 MSM_PM_SLEEP_MODE_APPS_SLEEP = 4,
52 MSM_PM_SLEEP_MODE_RETENTION = MSM_PM_SLEEP_MODE_APPS_SLEEP,
53 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_SUSPEND = 5,
54 MSM_PM_SLEEP_MODE_POWER_COLLAPSE_NO_XO_SHUTDOWN = 6,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070055 MSM_PM_SLEEP_MODE_NR
56};
57
58#define MSM_PM_MODE(cpu, mode_nr) ((cpu) * MSM_PM_SLEEP_MODE_NR + (mode_nr))
59
Girish Mahadevan12aaabe2012-08-17 16:48:05 -060060struct msm_pm_time_params {
61 uint32_t latency_us;
62 uint32_t sleep_us;
63 uint32_t next_event_us;
64 uint32_t modified_time_us;
65};
66
Anji Jonnala4bf6c0c2013-04-16 17:07:52 +053067struct msm_pm_sleep_status_data {
68 void *base_addr;
69 uint32_t cpu_offset;
70 uint32_t mask;
71};
72
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070073struct msm_pm_platform_data {
74 u8 idle_supported; /* Allow device to enter mode during idle */
75 u8 suspend_supported; /* Allow device to enter mode during suspend */
76 u8 suspend_enabled; /* enabled for suspend */
77 u8 idle_enabled; /* enabled for idle low power */
78 u32 latency; /* interrupt latency in microseconds when entering
79 and exiting the low power mode */
80 u32 residency; /* time threshold in microseconds beyond which
81 staying in the low power mode saves power */
82};
83
Praveen Chidambaram42da9d22012-03-30 12:16:34 -060084extern struct msm_pm_platform_data msm_pm_sleep_modes[];
85
Mahesh Sivasubramanian6d06e3a2012-05-16 13:41:07 -060086struct msm_pm_sleep_ops {
87 void *(*lowest_limits)(bool from_idle,
Girish Mahadevan12aaabe2012-08-17 16:48:05 -060088 enum msm_pm_sleep_mode sleep_mode,
89 struct msm_pm_time_params *time_param, uint32_t *power);
Mahesh Sivasubramanian6d06e3a2012-05-16 13:41:07 -060090 int (*enter_sleep)(uint32_t sclk_count, void *limits,
91 bool from_idle, bool notify_rpm);
92 void (*exit_sleep)(void *limits, bool from_idle,
93 bool notify_rpm, bool collapsed);
94};
95
Murali Nalajala0ac89b42012-07-13 16:54:40 +053096struct msm_pm_cpr_ops {
97 void (*cpr_suspend)(void);
98 void (*cpr_resume)(void);
99};
100
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700101void msm_pm_set_platform_data(struct msm_pm_platform_data *data, int count);
Steve Mucklef132c6c2012-06-06 18:30:57 -0700102int msm_pm_idle_prepare(struct cpuidle_device *dev,
103 struct cpuidle_driver *drv, int index);
Murali Nalajala2a0bbda2012-03-28 12:12:54 +0530104void msm_pm_set_irq_extns(struct msm_pm_irq_calls *irq_calls);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700105int msm_pm_idle_enter(enum msm_pm_sleep_mode sleep_mode);
Mahesh Sivasubramaniand23add12011-11-18 14:30:11 -0700106void msm_pm_cpu_enter_lowpower(unsigned int cpu);
Girish Mahadevan63b87262012-08-15 09:21:23 -0600107void __init msm_pm_set_tz_retention_flag(unsigned int flag);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700108
Matt Wagantall8c327c52012-02-01 16:51:03 -0800109#ifdef CONFIG_MSM_PM8X60
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700110void msm_pm_set_rpm_wakeup_irq(unsigned int irq);
Mahesh Sivasubramanian6d06e3a2012-05-16 13:41:07 -0600111void msm_pm_set_sleep_ops(struct msm_pm_sleep_ops *ops);
Anji Jonnala4bf6c0c2013-04-16 17:07:52 +0530112int msm_pm_wait_cpu_shutdown(unsigned int cpu);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700113#else
114static inline void msm_pm_set_rpm_wakeup_irq(unsigned int irq) {}
Mahesh Sivasubramanian6d06e3a2012-05-16 13:41:07 -0600115static inline void msm_pm_set_sleep_ops(struct msm_pm_sleep_ops *ops) {}
Anji Jonnala4bf6c0c2013-04-16 17:07:52 +0530116static inline int msm_pm_wait_cpu_shutdown(unsigned int cpu) { return 0; }
Mahesh Sivasubramaniand23add12011-11-18 14:30:11 -0700117#endif
Mahesh Sivasubramaniand23add12011-11-18 14:30:11 -0700118#ifdef CONFIG_HOTPLUG_CPU
119int msm_platform_secondary_init(unsigned int cpu);
120#else
121static inline int msm_platform_secondary_init(unsigned int cpu) { return 0; }
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700122#endif
Praveen Chidambaram3895bde2012-05-14 19:42:40 +0530123
124enum msm_pm_time_stats_id {
125 MSM_PM_STAT_REQUESTED_IDLE = 0,
126 MSM_PM_STAT_IDLE_SPIN,
127 MSM_PM_STAT_IDLE_WFI,
128 MSM_PM_STAT_RETENTION,
129 MSM_PM_STAT_IDLE_STANDALONE_POWER_COLLAPSE,
130 MSM_PM_STAT_IDLE_FAILED_STANDALONE_POWER_COLLAPSE,
131 MSM_PM_STAT_IDLE_POWER_COLLAPSE,
132 MSM_PM_STAT_IDLE_FAILED_POWER_COLLAPSE,
133 MSM_PM_STAT_SUSPEND,
134 MSM_PM_STAT_FAILED_SUSPEND,
135 MSM_PM_STAT_NOT_IDLE,
136 MSM_PM_STAT_COUNT
137};
138
139#ifdef CONFIG_MSM_IDLE_STATS
140void msm_pm_add_stats(enum msm_pm_time_stats_id *enable_stats, int size);
141void msm_pm_add_stat(enum msm_pm_time_stats_id id, int64_t t);
142#else
143static inline void msm_pm_add_stats(enum msm_pm_time_stats_id *enable_stats,
144 int size) {}
145static inline void msm_pm_add_stat(enum msm_pm_time_stats_id id, int64_t t) {}
146#endif
147
Murali Nalajala0ac89b42012-07-13 16:54:40 +0530148void msm_pm_set_cpr_ops(struct msm_pm_cpr_ops *ops);
Mahesh Sivasubramanian24b2cea2012-03-14 14:50:37 -0600149extern void *msm_pc_debug_counters;
150extern unsigned long msm_pc_debug_counters_phys;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700151#endif /* __ARCH_ARM_MACH_MSM_PM_H */