Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_htc_msm8960 / de63dec0721b17e049e2b2cc9b0983f8c0db4da0 / . / arch / arm / boot / dts / msm8974.dtsi
blob: e96b7d35b6c14ce82bc58ef967309461fd34a9bf [file] [log] [blame]
Sathish Ambley9d69ac32012-03-21 10:28:26 -0700[diff] [blame]1/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.
2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]12
13/include/ "skeleton.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]14/include/ "msm8974_pm.dtsi"
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]15/include/ "msm8974-iommu.dtsi"
Kevin Chan350b6932012-08-01 02:21:00 -0700[diff] [blame]16/include/ "msm8974-camera.dtsi"
Matt Wagantallfc727212012-01-06 18:18:25 -0800[diff] [blame]17/include/ "msm-gdsc.dtsi"
Olav Haugan49173442012-08-01 13:23:18 -0700[diff] [blame]18/include/ "msm8974-ion.dtsi"
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]19/include/ "msm8974-gpu.dtsi"
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]20
21/ {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]22 model = "Qualcomm MSM 8974";
23 compatible = "qcom,msm8974";
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]24 interrupt-parent = <&intc>;
25
26 intc: interrupt-controller@F9000000 {
27 compatible = "qcom,msm-qgic2";
28 interrupt-controller;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]29 #interrupt-cells = <3>;
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]30 reg = <0xF9000000 0x1000>,
31 <0xF9002000 0x1000>;
32 };
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]33
Sathish Ambleye046b242012-04-09 12:38:05 -0700[diff] [blame]34 msmgpio: gpio@fd510000 {
Michael Bohan0425f6f2012-01-17 14:36:39 -0800[diff] [blame]35 compatible = "qcom,msm-gpio";
36 interrupt-controller;
37 #interrupt-cells = <2>;
Sathish Ambleye046b242012-04-09 12:38:05 -0700[diff] [blame]38 reg = <0xfd510000 0x4000>;
39 #gpio-cells = <2>;
Michael Bohan0425f6f2012-01-17 14:36:39 -0800[diff] [blame]40 };
41
Sathish Ambley098f9bd2011-11-09 16:32:53 -0800[diff] [blame]42 timer {
Sathish Ambley2f27a172012-03-16 10:46:28 -0700[diff] [blame]43 compatible = "qcom,msm-qtimer", "arm,armv7-timer";
Sathish Ambleyddd099e2012-04-25 13:24:47 -0700[diff] [blame]44 interrupts = <1 2 0 1 3 0>;
Sathish Ambley2f27a172012-03-16 10:46:28 -0700[diff] [blame]45 clock-frequency = <19200000>;
Sathish Ambley098f9bd2011-11-09 16:32:53 -0800[diff] [blame]46 };
47
Praneeth Paladugu4b73ec82012-02-08 12:55:59 -0800[diff] [blame]48 qcom,vidc@fdc00000 {
49 compatible = "qcom,msm-vidc";
50 reg = <0xfdc00000 0xff000>;
51 interrupts = <0 44 0>;
Vinay Kalia68398a42012-06-22 18:36:12 -0700[diff] [blame]52 vidc-cp-map = <0x1000000 0x40000000>;
53 vidc-ns-map = <0x40000000 0x40000000>;
Vinay Kalia40680aa2012-07-23 12:45:39 -0700[diff] [blame]54 load-freq-tbl = <979200 410000000>,
55 <560145 266670000>,
56 <421161 200000000>,
57 <243000 133330000>,
58 <108000 100000000>,
59 <36000 50000000>;
Praneeth Paladugu4b73ec82012-02-08 12:55:59 -0800[diff] [blame]60 };
61
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]62 serial@f991f000 {
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]63 compatible = "qcom,msm-lsuart-v14";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]64 reg = <0xf991f000 0x1000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]65 interrupts = <0 109 0>;
Sathish Ambley3d50c762011-10-25 15:26:00 -0700[diff] [blame]66 };
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]67
Sathish Ambley9d69ac32012-03-21 10:28:26 -0700[diff] [blame]68 serial@f995e000 {
69 compatible = "qcom,msm-lsuart-v14";
70 reg = <0xf995e000 0x1000>;
71 interrupts = <0 114 0>;
72 };
73
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]74 usb@f9a55000 {
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]75 compatible = "qcom,hsusb-otg";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]76 reg = <0xf9a55000 0x400>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]77 interrupts = <0 134 0>;
Michael Bohane66a3a92012-03-26 12:47:28 -0700[diff] [blame]78 HSUSB_VDDCX-supply = <&pm8841_s2>;
79 HSUSB_1p8-supply = <&pm8941_l6>;
80 HSUSB_3p3-supply = <&pm8941_l24>;
Pavankumar Kondetieaea7fe2011-10-27 14:46:45 +0530[diff] [blame]81
82 qcom,hsusb-otg-phy-type = <2>;
83 qcom,hsusb-otg-mode = <1>;
84 qcom,hsusb-otg-otg-control = <1>;
85 };
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]86
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]87 qcom,sdcc@f9824000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]88 cell-index = <1>; /* SDC1 eMMC slot */
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]89 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]90 reg = <0xf9824000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]91 reg-names = "core_mem";
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]92 interrupts = <0 123 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]93 interrupt-names = "core_irq";
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +0530[diff] [blame]94 vdd-supply = <&pm8941_l20>;
95 vdd-io-supply = <&pm8941_s3>;
96
97 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
98 qcom,sdcc-vdd-current_level = <800 500000>;
99
100 qcom,sdcc-vdd-io-always_on;
101 qcom,sdcc-vdd-io-voltage_level = <1800000 1800000>;
102 qcom,sdcc-vdd-io-current_level = <250 154000>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]103
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]104 qcom,sdcc-pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
105 qcom,sdcc-pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
106 qcom,sdcc-pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
107 qcom,sdcc-pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
108
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]109 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
110 qcom,sdcc-sup-voltages = <2950 2950>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]111 qcom,sdcc-bus-width = <8>;
112 qcom,sdcc-nonremovable;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]113 qcom,sdcc-bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]114 };
115
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]116 qcom,sdcc@f98a4000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]117 cell-index = <2>; /* SDC2 SD card slot */
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]118 compatible = "qcom,msm-sdcc";
119 reg = <0xf98a4000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]120 reg-names = "core_mem";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]121 interrupts = <0 125 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]122 interrupt-names = "core_irq";
Sujit Reddy Thummab9ff7f02012-05-04 09:57:49 +0530[diff] [blame]123 vdd-supply = <&pm8941_l21>;
124 vdd-io-supply = <&pm8941_l13>;
125
126 qcom,sdcc-vdd-voltage_level = <2950000 2950000>;
127 qcom,sdcc-vdd-current_level = <9000 800000>;
128
129 qcom,sdcc-vdd-io-always_on;
130 qcom,sdcc-vdd-io-lpm_sup;
131 qcom,sdcc-vdd-io-voltage_level = <1800000 2950000>;
132 qcom,sdcc-vdd-io-current_level = <6 22000>;
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]133
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]134 qcom,sdcc-pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
135 qcom,sdcc-pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
136 qcom,sdcc-pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
137 qcom,sdcc-pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
138
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]139 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000 200000000>;
140 qcom,sdcc-sup-voltages = <2950 2950>;
141 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]142 qcom,sdcc-xpc;
143 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
144 qcom,sdcc-current-limit = <800>;
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]145 };
146
147 qcom,sdcc@f9864000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]148 cell-index = <3>; /* SDC3 SDIO slot */
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]149 compatible = "qcom,msm-sdcc";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]150 reg = <0xf9864000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]151 reg-names = "core_mem";
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]152 interrupts = <0 127 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]153 interrupt-names = "core_irq";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]154
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]155 gpios = <&msmgpio 40 0>, /* CLK */
156 <&msmgpio 39 0>, /* CMD */
157 <&msmgpio 38 0>, /* DATA0 */
158 <&msmgpio 37 0>, /* DATA1 */
159 <&msmgpio 36 0>, /* DATA2 */
160 <&msmgpio 35 0>; /* DATA3 */
161 qcom,sdcc-gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";
162
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]163 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
164 qcom,sdcc-sup-voltages = <1800 1800>;
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]165 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]166 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530[diff] [blame]167 status = "disable";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]168 };
169
170 qcom,sdcc@f98e4000 {
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]171 cell-index = <4>; /* SDC4 SDIO slot */
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]172 compatible = "qcom,msm-sdcc";
173 reg = <0xf98e4000 0x1000>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]174 reg-names = "core_mem";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]175 interrupts = <0 129 0>;
Sujit Reddy Thumma1dfac2c2012-07-30 10:15:39 +0530[diff] [blame]176 interrupt-names = "core_irq";
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]177
Sujit Reddy Thumma38459152012-06-26 00:07:59 +0530[diff] [blame]178 gpios = <&msmgpio 93 0>, /* CLK */
179 <&msmgpio 91 0>, /* CMD */
180 <&msmgpio 96 0>, /* DATA0 */
181 <&msmgpio 95 0>, /* DATA1 */
182 <&msmgpio 94 0>, /* DATA2 */
183 <&msmgpio 92 0>; /* DATA3 */
184 qcom,sdcc-gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";
185
Sujit Reddy Thumma85fc52c2012-05-02 12:53:45 +0530[diff] [blame]186 qcom,sdcc-clk-rates = <400000 25000000 50000000 100000000>;
187 qcom,sdcc-sup-voltages = <1800 1800>;
188 qcom,sdcc-bus-width = <4>;
Sujit Reddy Thumma824b7522012-05-30 13:04:34 +0530[diff] [blame]189 qcom,sdcc-bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";
Sujit Reddy Thumma7138b3e2012-06-04 09:10:11 +0530[diff] [blame]190 status = "disable";
Sujit Reddy Thumma7285c2e2011-11-04 10:18:15 +0530[diff] [blame]191 };
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]192
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]193 qcom,sps@f9980000 {
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]194 compatible = "qcom,msm_sps";
David Brown225abee2012-02-09 22:28:50 -0800[diff] [blame]195 reg = <0xf9984000 0x15000>,
196 <0xf9999000 0xb000>;
Michael Bohanc7224532012-01-06 16:02:52 -0800[diff] [blame]197 interrupts = <0 94 0>;
Yan He1466daa2011-11-30 17:25:38 -0800[diff] [blame]198
199 qcom,bam-dma-res-pipes = <6>;
200 };
201
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700[diff] [blame]202
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700[diff] [blame]203 spi@f9924000 {
204 compatible = "qcom,spi-qup-v2";
205 reg = <0xf9924000 0x1000>;
Michael Bohan857c8ac2012-01-23 16:57:34 -0800[diff] [blame]206 interrupts = <0 96 0>;
Vikram Mulukutla703e5722012-05-24 21:53:40 -0700[diff] [blame]207 spi-max-frequency = <25000000>;
Harini Jayaraman5f98dbb2011-12-20 13:38:19 -0700[diff] [blame]208 };
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]209
Sagar Dhariaa316a962012-03-21 16:13:22 -0600[diff] [blame]210 slim@fe12f000 {
211 cell-index = <1>;
212 compatible = "qcom,slim-msm";
213 reg = <0xfe12f000 0x35000>,
214 <0xfe104000 0x20000>;
215 reg-names = "slimbus_physical", "slimbus_bam_physical";
216 interrupts = <0 163 0 0 164 0>;
217 interrupt-names = "slimbus_irq", "slimbus_bam_irq";
218 qcom,min-clk-gear = <10>;
Sagar Dhariac0d6cf52012-07-31 19:17:26 -0600[diff] [blame]219 qcom,rxreg-access;
Sagar Dhariaa316a962012-03-21 16:13:22 -0600[diff] [blame]220 };
221
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]222 spmi_bus: qcom,spmi@fc4c0000 {
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]223 cell-index = <0>;
224 compatible = "qcom,spmi-pmic-arb";
225 reg = <0xfc4cf000 0x1000>,
226 <0Xfc4cb000 0x1000>;
227 /* 190,ee0_krait_hlos_spmi_periph_irq */
228 /* 187,channel_0_krait_hlos_trans_done_irq */
229 interrupts = <0 190 0 0 187 0>;
230 qcom,pmic-arb-ee = <0>;
231 qcom,pmic-arb-channel = <0>;
Gilad Avidova11c0b52012-02-15 15:30:49 -0700[diff] [blame]232 qcom,pmic-arb-ppid-map = <0x13000000>, /* PM8941_LDO1 */
233 <0x13100001>, /* PM8941_LDO2 */
234 <0x13200002>, /* PM8941_LDO3 */
235 <0x13300003>, /* PM8941_LDO4 */
236 <0x13400004>, /* PM8941_LDO5 */
237 <0x13500005>, /* PM8941_LDO6 */
238 <0x13600006>, /* PM8941_LDO7 */
239 <0x13700007>, /* PM8941_LDO8 */
240 <0x13800008>, /* PM8941_LDO9 */
241 <0x13900009>, /* PM8941_LDO10 */
242 <0x13a0000a>, /* PM8941_LDO11 */
243 <0x13b0000b>, /* PM8941_LDO12 */
244 <0x13c0000c>, /* PM8941_LDO13 */
245 <0x13d0000d>, /* PM8941_LDO14 */
246 <0x13e0000e>, /* PM8941_LDO15 */
247 <0x13f0000f>, /* PM8941_LDO16 */
248 <0x14000010>, /* PM8941_LDO17 */
249 <0x14100011>, /* PM8941_LDO18 */
250 <0x14200012>, /* PM8941_LDO19 */
251 <0x14300013>, /* PM8941_LDO20 */
252 <0x14400014>, /* PM8941_LDO21 */
253 <0x14500015>, /* PM8941_LDO22 */
254 <0x14600016>, /* PM8941_LDO23 */
255 <0x14700017>, /* PM8941_LDO24 */
256 <0x14800018>, /* PM8941_LDO25 */
257 <0x14900019>, /* PM8941_LDO26 */
258 <0x0c00001a>, /* PM8941_GPIO1 */
259 <0x0c10001b>, /* PM8941_GPIO2 */
260 <0x0c20001c>, /* PM8941_GPIO3 */
261 <0x0c30001d>, /* PM8941_GPIO4 */
262 <0x0c40001e>, /* PM8941_GPIO5 */
263 <0x0c50001f>, /* PM8941_GPIO6 */
264 <0x0c600020>, /* PM8941_GPIO7 */
265 <0x0c700021>, /* PM8941_GPIO8 */
266 <0x0c800022>, /* PM8941_GPIO9 */
267 <0x0c900023>, /* PM8941_GPIO10 */
268 <0x0ca00024>, /* PM8941_GPIO11 */
269 <0x0cb00025>, /* PM8941_GPIO12 */
270 <0x0cc00026>, /* PM8941_GPIO13 */
271 <0x0cd00027>, /* PM8941_GPIO14 */
272 <0x0ce00028>, /* PM8941_GPIO15 */
273 <0x0cf00029>, /* PM8941_GPIO16 */
274 <0x0d00002a>, /* PM8941_GPIO17 */
275 <0x0d10002b>, /* PM8941_GPIO18 */
276 <0x0d20002c>, /* PM8941_GPIO19 */
277 <0x0d30002d>, /* PM8941_GPIO20 */
278 <0x0d40002e>, /* PM8941_GPIO21 */
279 <0x0d50002f>, /* PM8941_GPIO22 */
280 <0x0d600030>, /* PM8941_GPIO23 */
281 <0x0d700031>, /* PM8941_GPIO24 */
282 <0x0d800032>, /* PM8941_GPIO25 */
283 <0x0d900033>, /* PM8941_GPIO26 */
284 <0x0da00034>, /* PM8941_GPIO27 */
285 <0x0db00035>, /* PM8941_GPIO28 */
286 <0x0dc00036>, /* PM8941_GPIO29 */
287 <0x0dd00037>, /* PM8941_GPIO30 */
288 <0x0de00038>, /* PM8941_GPIO31 */
289 <0x0df00039>, /* PM8941_GPIO32 */
290 <0x0e00003a>, /* PM8941_GPIO33 */
291 <0x0e10003b>, /* PM8941_GPIO34 */
292 <0x0e20003c>, /* PM8941_GPIO35 */
293 <0x0e30003d>, /* PM8941_GPIO36 */
294 <0x0280003e>, /* COINCELL */
295 <0x0100003f>, /* SMBC_OVP */
296 <0x01100040>, /* SMBC_CHG */
297 <0x01200041>, /* SMBC_BIF */
298 <0x00500042>, /* INTERRUPT */
299 <0x00100043>, /* PM8941_0 */
300 <0x20100044>, /* PM8841_0 */
301 <0x10100045>, /* PM8941_1 */
302 <0x30100046>, /* PM8841_1 */
303 <0x00800047>, /* PON0 */
304 <0x20800048>, /* PON1 */
305 <0x11000049>, /* PM8941_SMPS1 */
306 <0x1110004a>, /* PM8941_SMPS2 */
307 <0x1120004b>, /* PM8941_SMPS3 */
308 <0x3100004c>, /* PM8841_SMPS1 */
309 <0x3110004d>, /* PM8841_SMPS2 */
310 <0x3120004e>, /* PM8841_SMPS3 */
311 <0x3130004f>, /* PM8841_SMPS4 */
312 <0x31400050>, /* PM8841_SMPS5 */
313 <0x31500051>, /* PM8841_SMPS6 */
314 <0x31600052>, /* PM8841_SMPS7 */
315 <0x31700053>, /* PM8841_SMPS8 */
316 <0x05000054>, /* SHARED_XO */
317 <0x05100055>, /* BB_CLK1 */
318 <0x05200056>, /* BB_CLK2 */
319 <0x05900057>, /* SLEEP_CLK */
320 <0x07000058>, /* PBS_CORE */
321 <0x07100059>, /* PBS_CLIENT1 */
322 <0x0720005a>; /* PBS_CLIENT2 */
Kenneth Heitkef3c829c2012-01-13 17:02:43 -0700[diff] [blame]323 };
Sagar Dharia218edb92012-01-15 18:03:01 -0700[diff] [blame]324
325 i2c@f9966000 {
326 cell-index = <0>;
327 compatible = "qcom,i2c-qup";
328 reg = <0Xf9966000 0x1000>;
329 reg-names = "qup_phys_addr";
330 interrupts = <0 104 0>;
331 interrupt-names = "qup_err_intr";
332 qcom,i2c-bus-freq = <100000>;
333 qcom,i2c-src-freq = <24000000>;
334 };
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800[diff] [blame]335
Matt Wagantall48523022012-04-23 13:28:42 -0700[diff] [blame]336 qcom,acpuclk@f9000000 {
Abhimanyu Kapur90ced6e2012-06-26 17:41:25 -0700[diff] [blame]337 compatible = "qcom,acpuclk-8974";
Matt Wagantallbf9eb2c2012-05-31 09:44:22 -0700[diff] [blame]338 krait0-supply = <&krait0_vreg>;
339 krait1-supply = <&krait1_vreg>;
340 krait2-supply = <&krait2_vreg>;
341 krait3-supply = <&krait3_vreg>;
David Collins1c91ea72012-05-03 16:17:35 -0700[diff] [blame]342 krait0_mem-supply = <&pm8841_s1_ao>;
343 krait1_mem-supply = <&pm8841_s1_ao>;
344 krait2_mem-supply = <&pm8841_s1_ao>;
345 krait3_mem-supply = <&pm8841_s1_ao>;
346 krait0_dig-supply = <&pm8841_s2_corner_ao>;
347 krait1_dig-supply = <&pm8841_s2_corner_ao>;
348 krait2_dig-supply = <&pm8841_s2_corner_ao>;
349 krait3_dig-supply = <&pm8841_s2_corner_ao>;
Matt Wagantall337cdb72012-06-29 12:07:27 -0700[diff] [blame]350 krait0_hfpll_a-supply = <&pm8941_s2_ao>;
351 krait1_hfpll_a-supply = <&pm8941_s2_ao>;
352 krait2_hfpll_a-supply = <&pm8941_s2_ao>;
353 krait3_hfpll_a-supply = <&pm8941_s2_ao>;
354 l2_hfpll_a-supply = <&pm8941_s2_ao>;
355 krait0_hfpll_b-supply = <&pm8941_l12_ao>;
356 krait1_hfpll_b-supply = <&pm8941_l12_ao>;
357 krait2_hfpll_b-supply = <&pm8941_l12_ao>;
358 krait3_hfpll_b-supply = <&pm8941_l12_ao>;
359 l2_hfpll_b-supply = <&pm8941_l12_ao>;
Matt Wagantalle9b715a2012-01-04 18:16:14 -0800[diff] [blame]360 };
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200[diff] [blame]361
Shimrit Malichi57ae1492012-08-06 14:03:45 +0300[diff] [blame]362 qcom,ssusb@f9200000 {
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200[diff] [blame]363 compatible = "qcom,dwc-usb3-msm";
Shimrit Malichi57ae1492012-08-06 14:03:45 +0300[diff] [blame]364 reg = <0xf9200000 0xfc000>;
Manu Gautam17206c22012-06-21 10:17:53 +0530[diff] [blame]365 interrupts = <0 131 0 0 179 0>;
366 interrupt-names = "irq", "otg_irq";
Manu Gautam60e01352012-05-29 09:00:34 +0530[diff] [blame]367 SSUSB_VDDCX-supply = <&pm8841_s2>;
368 SSUSB_1p8-supply = <&pm8941_l6>;
369 HSUSB_VDDCX-supply = <&pm8841_s2>;
370 HSUSB_1p8-supply = <&pm8941_l6>;
371 HSUSB_3p3-supply = <&pm8941_l24>;
Ido Shayevitzef72ddd2012-03-28 18:55:55 +0200[diff] [blame]372 qcom,dwc-usb3-msm-dbm-eps = <4>;
373 };
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]374
Matt Wagantallfc727212012-01-06 18:18:25 -0800[diff] [blame]375 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
376 parent-supply = <&pm8841_s4>;
377 };
378
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]379 qcom,lpass@fe200000 {
380 compatible = "qcom,pil-q6v5-lpass";
381 reg = <0xfe200000 0x00100>,
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]382 <0xfd485100 0x00010>;
383
Matt Wagantall6e6b8cd2012-05-24 12:42:24 -0700[diff] [blame]384 qcom,firmware-name = "adsp";
Matt Wagantallc2bbdc32012-03-21 19:44:50 -0700[diff] [blame]385 };
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800[diff] [blame]386
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]387 qcom,msm-pcm {
388 compatible = "qcom,msm-pcm-dsp";
389 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]390
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]391 qcom,msm-pcm-routing {
392 compatible = "qcom,msm-pcm-routing";
393 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]394
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]395 qcom,msm-pcm-lpa {
396 compatible = "qcom,msm-pcm-lpa";
397 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]398
Harmandeep Singha3453a72012-07-03 12:31:09 -0700[diff] [blame]399 qcom,msm-compr-dsp {
400 compatible = "qcom,msm-compr-dsp";
401 };
402
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]403 qcom,msm-voip-dsp {
404 compatible = "qcom,msm-voip-dsp";
405 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]406
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]407 qcom,msm-stub-codec {
408 compatible = "qcom,msm-stub-codec";
409 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]410
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]411 qcom,msm-dai-fe {
412 compatible = "qcom,msm-dai-fe";
413 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]414
Joonwoo Park6572ac52012-07-10 17:17:00 -0700[diff] [blame]415 qcom,msm-dai-q6 {
416 compatible = "qcom,msm-dai-q6";
417 qcom,msm-dai-q6-sb-0-rx {
418 compatible = "qcom,msm-dai-q6-dev";
419 qcom,msm-dai-q6-dev-id = <16384>;
420 };
421
422 qcom,msm-dai-q6-sb-0-tx {
423 compatible = "qcom,msm-dai-q6-dev";
424 qcom,msm-dai-q6-dev-id = <16385>;
425 };
426 };
427
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]428 qcom,msm-auxpcm {
429 compatible = "qcom,msm-auxpcm-resource";
430 qcom,msm-cpudai-auxpcm-clk = "pcm_clk";
431 qcom,msm-cpudai-auxpcm-mode = <0>;
432 qcom,msm-cpudai-auxpcm-sync = <1>;
433 qcom,msm-cpudai-auxpcm-frame = <5>;
434 qcom,msm-cpudai-auxpcm-quant = <2>;
435 qcom,msm-cpudai-auxpcm-slot = <1>;
436 qcom,msm-cpudai-auxpcm-data = <0>;
437 qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>;
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]438
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]439 qcom,msm-auxpcm-rx {
440 qcom,msm-auxpcm-dev-id = <4106>;
441 compatible = "qcom,msm-auxpcm-dev";
442 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]443
Phani Kumar Uppalapati87841c82012-06-14 21:28:43 -0700[diff] [blame]444 qcom,msm-auxpcm-tx {
445 qcom,msm-auxpcm-dev-id = <4107>;
446 compatible = "qcom,msm-auxpcm-dev";
447 };
448 };
449
450 qcom,msm-pcm-hostless {
451 compatible = "qcom,msm-pcm-hostless";
452 };
Phani Kumar Uppalapatic6651692012-06-14 20:33:09 -0700[diff] [blame]453
Phani Kumar Uppalapati8b3a1bb2012-06-26 19:56:58 -0700[diff] [blame]454 qcom,msm-ocmem-audio {
455 compatible = "qcom,msm-ocmem-audio";
456 qcom,msm-ocmem-audio-src-id = <11>;
457 qcom,msm-ocmem-audio-dst-id = <604>;
458 qcom,msm-ocmem-audio-ab = <32505856>;
459 qcom,msm-ocmem-audio-ib = <32505856>;
460 };
461
Matt Wagantall4e2599e2012-03-21 22:31:35 -0700[diff] [blame]462 qcom,mss@fc880000 {
463 compatible = "qcom,pil-q6v5-mss";
464 reg = <0xfc880000 0x100>,
465 <0xfd485000 0x400>,
466 <0xfc820000 0x020>,
467 <0xfc401680 0x004>;
468 vdd_mss-supply = <&pm8841_s3>;
469
470 qcom,firmware-name = "mba";
471 qcom,pil-self-auth = <1>;
472 };
473
Matt Wagantalle6e00d52012-03-08 17:39:07 -0800[diff] [blame]474 qcom,mba@fc820000 {
475 compatible = "qcom,pil-mba";
476 reg = <0xfc820000 0x0020>,
477 <0x0d1fc000 0x4000>;
478
479 qcom,firmware-name = "modem";
480 qcom,depends-on = "mba";
481 };
482
Tianyi Gouc1e049f82011-11-23 14:20:16 -0800[diff] [blame]483 qcom,pronto@fb21b000 {
484 compatible = "qcom,pil-pronto";
485 reg = <0xfb21b000 0x3000>,
486 <0xfc401700 0x4>,
487 <0xfd485300 0xc>;
488 vdd_pronto_pll-supply = <&pm8941_l12>;
489
490 qcom,firmware-name = "wcnss";
491 };
Naveen Ramaraj51f5e8b2012-04-09 15:58:40 -0700[diff] [blame]492
493 qcom,ocmem@fdd00000 {
Naveen Ramaraj94455a42012-07-05 16:01:40 -0700[diff] [blame]494 compatible = "qcom,msm-ocmem";
495 reg = <0xfdd00000 0x2000>,
496 <0xfdd02000 0x2000>,
497 <0xfe039000 0x400>,
498 <0xfec00000 0x180000>;
499 reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
500 interrupts = <0 76 0 0 77 0>;
501 interrupt-names = "ocmem_irq", "dm_irq";
502 qcom,ocmem-num-regions = <0x3>;
503 #address-cells = <1>;
504 #size-cells = <1>;
505 ranges = <0x0 0xfec00000 0x180000>;
506
507 partition@0 {
508 reg = <0x0 0x100000>;
509 qcom,ocmem-part-name = "graphics";
510 qcom,ocmem-part-min = <0x80000>;
511 };
512
513 partition@80000 {
514 reg = <0x80000 0xA0000>;
515 qcom,ocmem-part-name = "lp_audio";
516 qcom,ocmem-part-min = <0xA0000>;
517 };
518
519 partition@E0000 {
520 reg = <0x120000 0x20000>;
Naveen Ramarajcc4ec152012-05-14 09:55:29 -0700[diff] [blame]521 qcom,ocmem-part-name = "other_os";
Naveen Ramaraj94455a42012-07-05 16:01:40 -0700[diff] [blame]522 qcom,ocmem-part-min = <0x20000>;
523 };
524
525 partition@100000 {
526 reg = <0x100000 0x80000>;
527 qcom,ocmem-part-name = "video";
528 qcom,ocmem-part-min = <0x55000>;
529 };
530
531 partition@140000 {
532 reg = <0x140000 0x40000>;
533 qcom,ocmem-part-name = "sensors";
534 qcom,ocmem-part-min = <0x40000>;
535 };
Naveen Ramaraj51f5e8b2012-04-09 15:58:40 -0700[diff] [blame]536 };
Mahesh Sivasubramanian3f0d0c72012-05-04 17:35:55 -0600[diff] [blame]537
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]538 rpm_bus: qcom,rpm-smd {
Mahesh Sivasubramanian3f0d0c72012-05-04 17:35:55 -0600[diff] [blame]539 compatible = "qcom,rpm-smd";
540 rpm-channel-name = "rpm_requests";
541 rpm-channel-type = <15>; /* SMD_APPS_RPM */
542 };
Hariprasad Dhalinarasimhade991f02012-05-31 13:15:51 -0700[diff] [blame]543
544 qcom,msm-rng@f9bff000 {
545 compatible = "qcom,msm-rng";
546 reg = <0xf9bff000 0x200>;
547 };
Ramesh Masavarapufb1f01e2012-06-14 09:40:40 -0700[diff] [blame]548
549 qcom,qseecom@fe806000 {
550 compatible = "qcom,qseecom";
551 };
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700[diff] [blame]552
553 qcom,mdss_mdp@fd900000 {
554 cell-index = <0>;
555 compatible = "qcom,mdss_mdp";
556 reg = <0xfd900000 0x22100>;
557 interrupts = <0 72 0>;
Matt Wagantall37320fb2012-06-26 14:50:28 -0700[diff] [blame]558 vdd-supply = <&gdsc_mdss>;
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700[diff] [blame]559 };
560
Chandan Uddarajude63dec2012-05-29 18:55:10 -0700[diff] [blame^]561 mdss_dsi: qcom,mdss_dsi@fd922800 {
562 cell-index = <1>;
563 compatible = "qcom,msm-mdss-dsi";
564 reg = <0xfd922800 0x5ac>,
565 <0xfd8c0000 0x01000>;
566 status = "disable";
567 };
568
Adrian Salido-Moreno5ef3ac02012-05-14 18:40:47 -0700[diff] [blame]569 qcom,mdss_wb_panel {
570 cell-index = <1>;
571 compatible = "qcom,mdss_wb";
572 qcom,mdss_pan_res = <640 480>;
573 qcom,mdss_pan_bpp = <24>;
574 };
Hanumant72aec702012-06-25 11:51:07 -0700[diff] [blame]575
576 qcom,wdt@f9017000 {
577 compatible = "qcom,msm-watchdog";
578 reg = <0xf9017000 0x1000>;
579 interrupts = <0 3 0 0 4 0>;
580 qcom,bark-time = <11000>;
581 qcom,pet-time = <10000>;
582 qcom,ipi-ping = <1>;
583 };
Hariprasad Dhalinarasimha0fc258f2012-07-05 13:01:29 -0700[diff] [blame]584
585 qcom,tz-log@fe805720 {
586 compatible = "qcom,tz-log";
587 reg = <0xfe805720 0x1000>;
588 };
Tianyi Gou828798d2012-05-02 21:12:38 -0700[diff] [blame]589
590 qcom,venus@fdce0000 {
591 compatible = "qcom,pil-venus";
592 reg = <0xfdce0000 0x4000>,
593 <0xfdc80208 0x8>;
594 vdd-supply = <&gdsc_venus>;
595
596 qcom,firmware-name = "venus";
597 qcom,firmware-min-paddr = <0xF500000>;
598 qcom,firmware-max-paddr = <0xFA00000>;
599 };
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]600
Stepan Moskovchenkoc79a7382012-07-19 17:24:32 -0700[diff] [blame]601 qcom,cache_erp {
602 compatible = "qcom,cache_erp";
603 interrupts = <1 9 0>, <0 2 0>;
604 interrupt-names = "l1_irq", "l2_irq";
605 };
606
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]607 tsens@fc4a8000 {
608 compatible = "qcom,msm-tsens";
609 reg = <0xfc4a8000 0x2000>,
610 <0xfc4b80d0 0x5>;
611 reg-names = "tsens_physical", "tsens_eeprom_physical";
612 interrupts = <0 184 0>;
613 qcom,sensors = <11>;
Siddartha Mohanadoss205bce62012-07-27 17:17:18 -0700[diff] [blame]614 qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
615 3200 3200>;
Siddartha Mohanadoss05a6e382012-05-14 15:13:37 -0700[diff] [blame]616 };
Laura Abbottf7e44042012-06-22 12:50:32 -0700[diff] [blame]617
618 qcom,msm-rtb {
619 compatible = "qcom,msm-rtb";
620 qcom,memory-reservation-type = "EBI1";
621 qcom,memory-reservation-size = <0x100000>; /* 1M EBI1 buffer */
622 };
Mona Hossainb43e94b2012-05-07 08:52:06 -0700[diff] [blame]623
624 qcom,qcedev@fd440000 {
625 compatible = "qcom,qcedev";
626 reg = <0xfd440000 0x20000>,
627 <0xfd444000 0x8000>;
628 interrupts = <0 235 0>;
629 qcom,bam-pipes = <0>;
630 };
631
632 qcom,qcrypto@fd444000 {
633 compatible = "qcom,qcrypto";
634 reg = <0xfd440000 0x20000>,
635 <0xfd444000 0x8000>;
636 interrupts = <0 235 0>;
637 qcom,bam-pipes = <1>;
638 };
Shimrit Malichi57ae1492012-08-06 14:03:45 +0300[diff] [blame]639
640 qcom,usbbam@f9304000 {
641 compatible = "qcom,usb-bam-msm";
642 reg = <0xf9304000 0x9000>;
643 interrupts = <0 132 0>;
644 qcom,usb-active-bam = <0>;
645 qcom,usb-total-bam-num = <1>;
646 qcom,usb-bam-num-pipes = <16>;
647 qcom,usb-base-address = <0xf9200000>;
648
649 qcom,pipe1 {
650 label = "usb-to-peri-qdss-dwc3";
651 qcom,usb-bam-type = <0>;
652 qcom,src-bam-physical-address = <0>;
653 qcom,src-bam-pipe-index = <0>;
654 qcom,dst-bam-physical-address = <0>;
655 qcom,dst-bam-pipe-index = <0>;
656 qcom,data-fifo-offset = <0>;
657 qcom,data-fifo-size = <0>;
658 qcom,descriptor-fifo-offset = <0>;
659 qcom,descriptor-fifo-size = <0>;
660 };
661
662 qcom,pipe2 {
663 label = "peri-to-usb-qdss-dwc3";
664 qcom,usb-bam-type = <0>;
665 qcom,src-bam-physical-address = <0xfc37C000>;
666 qcom,src-bam-pipe-index = <0>;
667 qcom,dst-bam-physical-address = <0xf9304000>;
668 qcom,dst-bam-pipe-index = <2>;
669 qcom,data-fifo-offset = <0xf0000>;
670 qcom,data-fifo-size = <0x4000>;
671 qcom,descriptor-fifo-offset = <0xf4000>;
672 qcom,descriptor-fifo-size = <0x1400>;
673 };
674 };
Sathish Ambley4df614c2011-10-07 16:30:46 -0700[diff] [blame]675};
Varad Deshmukh18057ed2012-07-03 16:34:53 -0700[diff] [blame]676
677/include/ "msm-pm8x41-rpm-regulator.dtsi"
678/include/ "msm-pm8841.dtsi"
679/include/ "msm-pm8941.dtsi"
680/include/ "msm8974-regulator.dtsi"
681/include/ "msm8974-gpio.dtsi"