blob: c25f7b5c41c90543092661cfa4e9678c8685ebff [file] [log] [blame]
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001#ifndef __LINUX_MSM_CAMERA_H
2#define __LINUX_MSM_CAMERA_H
3
4#ifdef MSM_CAMERA_BIONIC
5#include <sys/types.h>
6#endif
7#include <linux/types.h>
8#include <linux/ioctl.h>
9#include <linux/cdev.h>
10#ifdef MSM_CAMERA_GCC
11#include <time.h>
12#else
13#include <linux/time.h>
14#endif
15
16#define MSM_CAM_IOCTL_MAGIC 'm'
17
18#define MSM_CAM_IOCTL_GET_SENSOR_INFO \
19 _IOR(MSM_CAM_IOCTL_MAGIC, 1, struct msm_camsensor_info *)
20
21#define MSM_CAM_IOCTL_REGISTER_PMEM \
22 _IOW(MSM_CAM_IOCTL_MAGIC, 2, struct msm_pmem_info *)
23
24#define MSM_CAM_IOCTL_UNREGISTER_PMEM \
25 _IOW(MSM_CAM_IOCTL_MAGIC, 3, unsigned)
26
27#define MSM_CAM_IOCTL_CTRL_COMMAND \
28 _IOW(MSM_CAM_IOCTL_MAGIC, 4, struct msm_ctrl_cmd *)
29
30#define MSM_CAM_IOCTL_CONFIG_VFE \
31 _IOW(MSM_CAM_IOCTL_MAGIC, 5, struct msm_camera_vfe_cfg_cmd *)
32
33#define MSM_CAM_IOCTL_GET_STATS \
34 _IOR(MSM_CAM_IOCTL_MAGIC, 6, struct msm_camera_stats_event_ctrl *)
35
36#define MSM_CAM_IOCTL_GETFRAME \
37 _IOR(MSM_CAM_IOCTL_MAGIC, 7, struct msm_camera_get_frame *)
38
39#define MSM_CAM_IOCTL_ENABLE_VFE \
40 _IOW(MSM_CAM_IOCTL_MAGIC, 8, struct camera_enable_cmd *)
41
42#define MSM_CAM_IOCTL_CTRL_CMD_DONE \
43 _IOW(MSM_CAM_IOCTL_MAGIC, 9, struct camera_cmd *)
44
45#define MSM_CAM_IOCTL_CONFIG_CMD \
46 _IOW(MSM_CAM_IOCTL_MAGIC, 10, struct camera_cmd *)
47
48#define MSM_CAM_IOCTL_DISABLE_VFE \
49 _IOW(MSM_CAM_IOCTL_MAGIC, 11, struct camera_enable_cmd *)
50
51#define MSM_CAM_IOCTL_PAD_REG_RESET2 \
52 _IOW(MSM_CAM_IOCTL_MAGIC, 12, struct camera_enable_cmd *)
53
54#define MSM_CAM_IOCTL_VFE_APPS_RESET \
55 _IOW(MSM_CAM_IOCTL_MAGIC, 13, struct camera_enable_cmd *)
56
57#define MSM_CAM_IOCTL_RELEASE_FRAME_BUFFER \
58 _IOW(MSM_CAM_IOCTL_MAGIC, 14, struct camera_enable_cmd *)
59
60#define MSM_CAM_IOCTL_RELEASE_STATS_BUFFER \
61 _IOW(MSM_CAM_IOCTL_MAGIC, 15, struct msm_stats_buf *)
62
63#define MSM_CAM_IOCTL_AXI_CONFIG \
64 _IOW(MSM_CAM_IOCTL_MAGIC, 16, struct msm_camera_vfe_cfg_cmd *)
65
66#define MSM_CAM_IOCTL_GET_PICTURE \
67 _IOW(MSM_CAM_IOCTL_MAGIC, 17, struct msm_frame *)
68
69#define MSM_CAM_IOCTL_SET_CROP \
70 _IOW(MSM_CAM_IOCTL_MAGIC, 18, struct crop_info *)
71
72#define MSM_CAM_IOCTL_PICT_PP \
73 _IOW(MSM_CAM_IOCTL_MAGIC, 19, uint8_t *)
74
75#define MSM_CAM_IOCTL_PICT_PP_DONE \
76 _IOW(MSM_CAM_IOCTL_MAGIC, 20, struct msm_snapshot_pp_status *)
77
78#define MSM_CAM_IOCTL_SENSOR_IO_CFG \
79 _IOW(MSM_CAM_IOCTL_MAGIC, 21, struct sensor_cfg_data *)
80
81#define MSM_CAM_IOCTL_FLASH_LED_CFG \
82 _IOW(MSM_CAM_IOCTL_MAGIC, 22, unsigned *)
83
84#define MSM_CAM_IOCTL_UNBLOCK_POLL_FRAME \
85 _IO(MSM_CAM_IOCTL_MAGIC, 23)
86
87#define MSM_CAM_IOCTL_CTRL_COMMAND_2 \
88 _IOW(MSM_CAM_IOCTL_MAGIC, 24, struct msm_ctrl_cmd *)
89
90#define MSM_CAM_IOCTL_AF_CTRL \
91 _IOR(MSM_CAM_IOCTL_MAGIC, 25, struct msm_ctrl_cmt_t *)
92
93#define MSM_CAM_IOCTL_AF_CTRL_DONE \
94 _IOW(MSM_CAM_IOCTL_MAGIC, 26, struct msm_ctrl_cmt_t *)
95
96#define MSM_CAM_IOCTL_CONFIG_VPE \
97 _IOW(MSM_CAM_IOCTL_MAGIC, 27, struct msm_camera_vpe_cfg_cmd *)
98
99#define MSM_CAM_IOCTL_AXI_VPE_CONFIG \
100 _IOW(MSM_CAM_IOCTL_MAGIC, 28, struct msm_camera_vpe_cfg_cmd *)
101
102#define MSM_CAM_IOCTL_STROBE_FLASH_CFG \
103 _IOW(MSM_CAM_IOCTL_MAGIC, 29, uint32_t *)
104
105#define MSM_CAM_IOCTL_STROBE_FLASH_CHARGE \
106 _IOW(MSM_CAM_IOCTL_MAGIC, 30, uint32_t *)
107
108#define MSM_CAM_IOCTL_STROBE_FLASH_RELEASE \
109 _IO(MSM_CAM_IOCTL_MAGIC, 31)
110
111#define MSM_CAM_IOCTL_FLASH_CTRL \
112 _IOW(MSM_CAM_IOCTL_MAGIC, 32, struct flash_ctrl_data *)
113
114#define MSM_CAM_IOCTL_ERROR_CONFIG \
115 _IOW(MSM_CAM_IOCTL_MAGIC, 33, uint32_t *)
116
117#define MSM_CAM_IOCTL_ABORT_CAPTURE \
118 _IO(MSM_CAM_IOCTL_MAGIC, 34)
119
120#define MSM_CAM_IOCTL_SET_FD_ROI \
121 _IOW(MSM_CAM_IOCTL_MAGIC, 35, struct fd_roi_info *)
122
123#define MSM_CAM_IOCTL_GET_CAMERA_INFO \
124 _IOR(MSM_CAM_IOCTL_MAGIC, 36, struct msm_camera_info *)
125
126#define MSM_CAM_IOCTL_UNBLOCK_POLL_PIC_FRAME \
127 _IO(MSM_CAM_IOCTL_MAGIC, 37)
128
129#define MSM_CAM_IOCTL_RELEASE_PIC_BUFFER \
130 _IOW(MSM_CAM_IOCTL_MAGIC, 38, struct camera_enable_cmd *)
131
132#define MSM_CAM_IOCTL_PUT_ST_FRAME \
133 _IOW(MSM_CAM_IOCTL_MAGIC, 39, struct msm_camera_st_frame *)
134
135#define MSM_CAM_IOCTL_GET_CONFIG_INFO \
136 _IOR(MSM_CAM_IOCTL_MAGIC, 40, struct msm_cam_config_dev_info *)
137
Mansoor Aftab5d418372011-07-26 17:01:26 -0700138#define MSM_CAM_IOCTL_V4L2_EVT_NOTIFY \
Shuzhen Wang0d9277c2011-07-28 10:19:10 -0700139 _IOR(MSM_CAM_IOCTL_MAGIC, 41, struct v4l2_event *)
Mansoor Aftab5d418372011-07-26 17:01:26 -0700140
Mingcheng Zhu9559ee42011-08-09 11:54:22 -0700141#define MSM_CAM_IOCTL_SET_MEM_MAP_INFO \
142 _IOR(MSM_CAM_IOCTL_MAGIC, 42, struct msm_mem_map_info *)
143
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700144#define MSM_CAM_IOCTL_ACTUATOR_IO_CFG \
145 _IOW(MSM_CAM_IOCTL_MAGIC, 43, struct msm_actuator_cfg_data *)
146
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700147#define MSM_CAM_IOCTL_MCTL_POST_PROC \
148 _IOW(MSM_CAM_IOCTL_MAGIC, 44, struct msm_mctl_post_proc_cmd *)
149
150#define MSM_CAM_IOCTL_RESERVE_FREE_FRAME \
151 _IOW(MSM_CAM_IOCTL_MAGIC, 45, struct msm_cam_evt_divert_frame *)
152
153#define MSM_CAM_IOCTL_RELEASE_FREE_FRAME \
154 _IOR(MSM_CAM_IOCTL_MAGIC, 46, struct msm_cam_evt_divert_frame *)
155
156struct msm_mctl_pp_cmd {
157 int32_t id;
158 uint16_t length;
159 void *value;
160};
161
162struct msm_mctl_post_proc_cmd {
163 int32_t type;
164 struct msm_mctl_pp_cmd cmd;
165};
166
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700167#define MSM_CAMERA_LED_OFF 0
168#define MSM_CAMERA_LED_LOW 1
169#define MSM_CAMERA_LED_HIGH 2
Nishant Pandit474f2252011-07-23 23:17:56 +0530170#define MSM_CAMERA_LED_INIT 3
171#define MSM_CAMERA_LED_RELEASE 4
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700172
173#define MSM_CAMERA_STROBE_FLASH_NONE 0
174#define MSM_CAMERA_STROBE_FLASH_XENON 1
175
176#define MSM_MAX_CAMERA_SENSORS 5
177#define MAX_SENSOR_NAME 32
178
179#define MSM_MAX_CAMERA_CONFIGS 2
180
181#define PP_SNAP 0x01
182#define PP_RAW_SNAP ((0x01)<<1)
183#define PP_PREV ((0x01)<<2)
184#define PP_MASK (PP_SNAP|PP_RAW_SNAP|PP_PREV)
185
186#define MSM_CAM_CTRL_CMD_DONE 0
187#define MSM_CAM_SENSOR_VFE_CMD 1
188
Kiran Kumar H Nceea7622011-08-23 14:01:03 -0700189/* Should be same as VIDEO_MAX_PLANES in videodev2.h */
190#define MAX_PLANES 8
191
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700192/*****************************************************
193 * structure
194 *****************************************************/
195
196/* define five type of structures for userspace <==> kernel
197 * space communication:
198 * command 1 - 2 are from userspace ==> kernel
199 * command 3 - 4 are from kernel ==> userspace
200 *
201 * 1. control command: control command(from control thread),
202 * control status (from config thread);
203 */
204struct msm_ctrl_cmd {
205 uint16_t type;
206 uint16_t length;
207 void *value;
208 uint16_t status;
209 uint32_t timeout_ms;
210 int resp_fd; /* FIXME: to be used by the kernel, pass-through for now */
211 int vnode_id; /* video dev id. Can we overload resp_fd? */
212 uint32_t stream_type; /* used to pass value to qcamera server */
Ankit Premrajkaf94bcc62011-08-22 15:23:53 -0700213 int config_ident; /*used as identifier for config node*/
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700214};
215
216struct msm_cam_evt_msg {
217 unsigned short type; /* 1 == event (RPC), 0 == message (adsp) */
218 unsigned short msg_id;
219 unsigned int len; /* size in, number of bytes out */
220 uint32_t frame_id;
221 void *data;
222};
223
Mingcheng Zhu49505502011-07-19 20:44:36 -0700224struct msm_cam_evt_divert_frame {
Mingcheng Zhu5b04d352011-07-22 21:18:42 -0700225 unsigned short image_mode;
226 unsigned short op_mode;
Mingcheng Zhu49505502011-07-19 20:44:36 -0700227 unsigned short inst_idx;
228 unsigned short node_idx;
Mingcheng Zhu5b04d352011-07-22 21:18:42 -0700229 unsigned long phy_addr;
230 uint32_t phy_offset;
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700231 uint32_t y_off;
232 uint32_t cbcr_off;
Mingcheng Zhu5b04d352011-07-22 21:18:42 -0700233 int32_t fd;
234 uint32_t frame_id;
235 int path;
236 uint32_t length;
237 struct timeval timestamp;
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700238 int do_pp;
239 uint32_t vb;
Mingcheng Zhu49505502011-07-19 20:44:36 -0700240};
241
Kiran Kumar H N0b517802011-10-05 09:49:51 -0700242struct msm_mctl_pp_cmd_ack_event {
243 uint32_t cmd; /* VPE_CMD_ZOOM? */
244 int status; /* 0 done, < 0 err */
245 uint32_t cookie; /* daemon's cookie */
246};
247
248struct msm_mctl_pp_event_info {
249 int32_t event;
250 union {
251 struct msm_mctl_pp_cmd_ack_event ack;
252 };
253};
254
255struct msm_isp_event_ctrl {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700256 unsigned short resptype;
257 union {
258 struct msm_cam_evt_msg isp_msg;
259 struct msm_ctrl_cmd ctrl;
Kiran Kumar H N0b517802011-10-05 09:49:51 -0700260 struct msm_cam_evt_divert_frame div_frame;
261 struct msm_mctl_pp_event_info pp_event_info;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700262 } isp_data;
263};
264
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700265#define MSM_CAM_RESP_CTRL 0
266#define MSM_CAM_RESP_STAT_EVT_MSG 1
267#define MSM_CAM_RESP_STEREO_OP_1 2
268#define MSM_CAM_RESP_STEREO_OP_2 3
269#define MSM_CAM_RESP_V4L2 4
Mingcheng Zhu49505502011-07-19 20:44:36 -0700270#define MSM_CAM_RESP_DIV_FRAME_EVT_MSG 5
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700271#define MSM_CAM_RESP_DONE_EVENT 6
272#define MSM_CAM_RESP_MCTL_PP_EVENT 7
273#define MSM_CAM_RESP_MAX 8
Mingcheng Zhu49505502011-07-19 20:44:36 -0700274
Mingcheng Zhu270813a2011-08-10 17:23:18 -0700275#define MSM_CAM_APP_NOTIFY_EVENT 0
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700276
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700277/* this one is used to send ctrl/status up to config thread */
Mingcheng Zhu8e9f99e2011-08-26 16:33:32 -0700278
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700279struct msm_stats_event_ctrl {
280 /* 0 - ctrl_cmd from control thread,
281 * 1 - stats/event kernel,
282 * 2 - V4L control or read request */
283 int resptype;
284 int timeout_ms;
285 struct msm_ctrl_cmd ctrl_cmd;
286 /* struct vfe_event_t stats_event; */
287 struct msm_cam_evt_msg stats_event;
288};
289
290/* 2. config command: config command(from config thread); */
291struct msm_camera_cfg_cmd {
292 /* what to config:
293 * 1 - sensor config, 2 - vfe config */
294 uint16_t cfg_type;
295
296 /* sensor config type */
297 uint16_t cmd_type;
298 uint16_t queue;
299 uint16_t length;
300 void *value;
301};
302
303#define CMD_GENERAL 0
304#define CMD_AXI_CFG_OUT1 1
305#define CMD_AXI_CFG_SNAP_O1_AND_O2 2
306#define CMD_AXI_CFG_OUT2 3
307#define CMD_PICT_T_AXI_CFG 4
308#define CMD_PICT_M_AXI_CFG 5
309#define CMD_RAW_PICT_AXI_CFG 6
310
311#define CMD_FRAME_BUF_RELEASE 7
312#define CMD_PREV_BUF_CFG 8
313#define CMD_SNAP_BUF_RELEASE 9
314#define CMD_SNAP_BUF_CFG 10
315#define CMD_STATS_DISABLE 11
316#define CMD_STATS_AEC_AWB_ENABLE 12
317#define CMD_STATS_AF_ENABLE 13
318#define CMD_STATS_AEC_ENABLE 14
319#define CMD_STATS_AWB_ENABLE 15
320#define CMD_STATS_ENABLE 16
321
322#define CMD_STATS_AXI_CFG 17
323#define CMD_STATS_AEC_AXI_CFG 18
324#define CMD_STATS_AF_AXI_CFG 19
325#define CMD_STATS_AWB_AXI_CFG 20
326#define CMD_STATS_RS_AXI_CFG 21
327#define CMD_STATS_CS_AXI_CFG 22
328#define CMD_STATS_IHIST_AXI_CFG 23
329#define CMD_STATS_SKIN_AXI_CFG 24
330
331#define CMD_STATS_BUF_RELEASE 25
332#define CMD_STATS_AEC_BUF_RELEASE 26
333#define CMD_STATS_AF_BUF_RELEASE 27
334#define CMD_STATS_AWB_BUF_RELEASE 28
335#define CMD_STATS_RS_BUF_RELEASE 29
336#define CMD_STATS_CS_BUF_RELEASE 30
337#define CMD_STATS_IHIST_BUF_RELEASE 31
338#define CMD_STATS_SKIN_BUF_RELEASE 32
339
340#define UPDATE_STATS_INVALID 33
341#define CMD_AXI_CFG_SNAP_GEMINI 34
342#define CMD_AXI_CFG_SNAP 35
343#define CMD_AXI_CFG_PREVIEW 36
344#define CMD_AXI_CFG_VIDEO 37
345
346#define CMD_STATS_IHIST_ENABLE 38
347#define CMD_STATS_RS_ENABLE 39
348#define CMD_STATS_CS_ENABLE 40
349#define CMD_VPE 41
350#define CMD_AXI_CFG_VPE 42
351#define CMD_AXI_CFG_ZSL 43
352#define CMD_AXI_CFG_SNAP_VPE 44
353#define CMD_AXI_CFG_SNAP_THUMB_VPE 45
Kiran Kumar H N0fb9dcf2011-07-17 12:31:53 -0700354#define CMD_CONFIG_PING_ADDR 46
355#define CMD_CONFIG_PONG_ADDR 47
356#define CMD_CONFIG_FREE_BUF_ADDR 48
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700357
358/* vfe config command: config command(from config thread)*/
359struct msm_vfe_cfg_cmd {
360 int cmd_type;
361 uint16_t length;
362 void *value;
363};
364
365struct msm_vpe_cfg_cmd {
366 int cmd_type;
367 uint16_t length;
368 void *value;
369};
370
371#define MAX_CAMERA_ENABLE_NAME_LEN 32
372struct camera_enable_cmd {
373 char name[MAX_CAMERA_ENABLE_NAME_LEN];
374};
375
376#define MSM_PMEM_OUTPUT1 0
377#define MSM_PMEM_OUTPUT2 1
378#define MSM_PMEM_OUTPUT1_OUTPUT2 2
379#define MSM_PMEM_THUMBNAIL 3
380#define MSM_PMEM_MAINIMG 4
381#define MSM_PMEM_RAW_MAINIMG 5
382#define MSM_PMEM_AEC_AWB 6
383#define MSM_PMEM_AF 7
384#define MSM_PMEM_AEC 8
385#define MSM_PMEM_AWB 9
386#define MSM_PMEM_RS 10
387#define MSM_PMEM_CS 11
388#define MSM_PMEM_IHIST 12
389#define MSM_PMEM_SKIN 13
390#define MSM_PMEM_VIDEO 14
391#define MSM_PMEM_PREVIEW 15
392#define MSM_PMEM_VIDEO_VPE 16
393#define MSM_PMEM_C2D 17
394#define MSM_PMEM_MAINIMG_VPE 18
395#define MSM_PMEM_THUMBNAIL_VPE 19
396#define MSM_PMEM_MAX 20
397
398#define STAT_AEAW 0
399#define STAT_AEC 1
400#define STAT_AF 2
401#define STAT_AWB 3
402#define STAT_RS 4
403#define STAT_CS 5
404#define STAT_IHIST 6
405#define STAT_SKIN 7
406#define STAT_MAX 8
407
408#define FRAME_PREVIEW_OUTPUT1 0
409#define FRAME_PREVIEW_OUTPUT2 1
410#define FRAME_SNAPSHOT 2
411#define FRAME_THUMBNAIL 3
412#define FRAME_RAW_SNAPSHOT 4
413#define FRAME_MAX 5
414
415struct msm_pmem_info {
416 int type;
417 int fd;
418 void *vaddr;
419 uint32_t offset;
420 uint32_t len;
Kiran Kumar H N5a19c682011-07-23 11:34:34 -0700421 uint32_t y_off;
422 uint32_t cbcr_off;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700423 uint8_t active;
424};
425
426struct outputCfg {
427 uint32_t height;
428 uint32_t width;
429
430 uint32_t window_height_firstline;
431 uint32_t window_height_lastline;
432};
433
434#define OUTPUT_1 0
435#define OUTPUT_2 1
436#define OUTPUT_1_AND_2 2 /* snapshot only */
437#define OUTPUT_1_AND_3 3 /* video */
438#define CAMIF_TO_AXI_VIA_OUTPUT_2 4
439#define OUTPUT_1_AND_CAMIF_TO_AXI_VIA_OUTPUT_2 5
440#define OUTPUT_2_AND_CAMIF_TO_AXI_VIA_OUTPUT_1 6
441#define OUTPUT_1_2_AND_3 7
442#define LAST_AXI_OUTPUT_MODE_ENUM = OUTPUT_1_2_AND_3 7
443
444#define MSM_FRAME_PREV_1 0
445#define MSM_FRAME_PREV_2 1
446#define MSM_FRAME_ENC 2
447
448#define OUTPUT_TYPE_P (1<<0)
449#define OUTPUT_TYPE_T (1<<1)
450#define OUTPUT_TYPE_S (1<<2)
451#define OUTPUT_TYPE_V (1<<3)
452#define OUTPUT_TYPE_L (1<<4)
453#define OUTPUT_TYPE_ST_L (1<<5)
454#define OUTPUT_TYPE_ST_R (1<<6)
455#define OUTPUT_TYPE_ST_D (1<<7)
456
457struct fd_roi_info {
458 void *info;
459 int info_len;
460};
461
Mingcheng Zhu9559ee42011-08-09 11:54:22 -0700462struct msm_mem_map_info {
463 uint32_t cookie;
464 uint32_t length;
Mingcheng Zhufe7abc02011-08-09 13:27:39 -0700465 uint32_t mem_type;
Mingcheng Zhu9559ee42011-08-09 11:54:22 -0700466};
467
Mingcheng Zhu49505502011-07-19 20:44:36 -0700468#define MSM_MEM_MMAP 0
469#define MSM_MEM_USERPTR 1
470#define MSM_PLANE_MAX 8
471#define MSM_PLANE_Y 0
472#define MSM_PLANE_UV 1
473
474struct msm_buffer_plane {
475 int type;
476 uint32_t offset;
477 uint32_t length;
478 uint32_t error;
479 unsigned long buffer;
480 unsigned long addr;
481 uint32_t addr_offset;
482 int fd;
483};
484struct msm_buffer {
485 struct timeval timestamp;
486 int memory_type;
487 uint32_t frame_id;
488 int path;
489 int num;
490 struct msm_buffer_plane planes[MSM_PLANE_MAX];
491};
492
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700493struct msm_frame {
494 struct timespec ts;
495 int path;
496 int type;
497 unsigned long buffer;
498 uint32_t phy_offset;
Kiran Kumar H N5a19c682011-07-23 11:34:34 -0700499 uint32_t y_off;
500 uint32_t cbcr_off;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700501 int fd;
502
503 void *cropinfo;
504 int croplen;
505 uint32_t error_code;
506 struct fd_roi_info roi_info;
507 uint32_t frame_id;
508 int stcam_quality_ind;
509 uint32_t stcam_conv_value;
510};
511
512enum msm_st_frame_packing {
513 SIDE_BY_SIDE_HALF,
514 SIDE_BY_SIDE_FULL,
515 TOP_DOWN_HALF,
516 TOP_DOWN_FULL,
517};
518
519struct msm_st_crop {
520 uint32_t in_w;
521 uint32_t in_h;
522 uint32_t out_w;
523 uint32_t out_h;
524};
525
526struct msm_st_half {
Kiran Kumar H N5a19c682011-07-23 11:34:34 -0700527 uint32_t buf_y_off;
528 uint32_t buf_cbcr_off;
529 uint32_t buf_y_stride;
530 uint32_t buf_cbcr_stride;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700531 uint32_t pix_x_off;
532 uint32_t pix_y_off;
533 struct msm_st_crop stCropInfo;
534};
535
536struct msm_st_frame {
537 struct msm_frame buf_info;
538 int type;
539 enum msm_st_frame_packing packing;
540 struct msm_st_half L;
541 struct msm_st_half R;
542 int frame_id;
543};
544
545#define MSM_CAMERA_ERR_MASK (0xFFFFFFFF & 1)
546
547struct stats_buff {
548 unsigned long buff;
549 int fd;
550};
551
552struct msm_stats_buf {
Lakshmi Narayana Kalavala4ab97a92011-07-26 15:30:14 -0700553 uint8_t awb_ymin;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700554 struct stats_buff aec;
555 struct stats_buff awb;
556 struct stats_buff af;
557 struct stats_buff ihist;
558 struct stats_buff rs;
559 struct stats_buff cs;
560 struct stats_buff skin;
561 int type;
562 uint32_t status_bits;
563 unsigned long buffer;
564 int fd;
565 uint32_t frame_id;
566};
567#define MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT 0
568/* video capture mode in VIDIOC_S_PARM */
569#define MSM_V4L2_EXT_CAPTURE_MODE_PREVIEW \
570 (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+1)
571/* extendedmode for video recording in VIDIOC_S_PARM */
572#define MSM_V4L2_EXT_CAPTURE_MODE_VIDEO \
573 (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+2)
574/* extendedmode for the full size main image in VIDIOC_S_PARM */
575#define MSM_V4L2_EXT_CAPTURE_MODE_MAIN (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+3)
576/* extendedmode for the thumb nail image in VIDIOC_S_PARM */
577#define MSM_V4L2_EXT_CAPTURE_MODE_THUMBNAIL \
578 (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+4)
579#define MSM_V4L2_EXT_CAPTURE_MODE_RAW \
580 (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+5)
581#define MSM_V4L2_EXT_CAPTURE_MODE_MAX (MSM_V4L2_EXT_CAPTURE_MODE_DEFAULT+6)
582
583
584#define MSM_V4L2_PID_MOTION_ISO V4L2_CID_PRIVATE_BASE
585#define MSM_V4L2_PID_EFFECT (V4L2_CID_PRIVATE_BASE+1)
586#define MSM_V4L2_PID_HJR (V4L2_CID_PRIVATE_BASE+2)
587#define MSM_V4L2_PID_LED_MODE (V4L2_CID_PRIVATE_BASE+3)
588#define MSM_V4L2_PID_PREP_SNAPSHOT (V4L2_CID_PRIVATE_BASE+4)
589#define MSM_V4L2_PID_EXP_METERING (V4L2_CID_PRIVATE_BASE+5)
590#define MSM_V4L2_PID_ISO (V4L2_CID_PRIVATE_BASE+6)
591#define MSM_V4L2_PID_CAM_MODE (V4L2_CID_PRIVATE_BASE+7)
592#define MSM_V4L2_PID_LUMA_ADAPTATION (V4L2_CID_PRIVATE_BASE+8)
593#define MSM_V4L2_PID_BEST_SHOT (V4L2_CID_PRIVATE_BASE+9)
594#define MSM_V4L2_PID_FOCUS_MODE (V4L2_CID_PRIVATE_BASE+10)
595#define MSM_V4L2_PID_BL_DETECTION (V4L2_CID_PRIVATE_BASE+11)
596#define MSM_V4L2_PID_SNOW_DETECTION (V4L2_CID_PRIVATE_BASE+12)
597#define MSM_V4L2_PID_CTRL_CMD (V4L2_CID_PRIVATE_BASE+13)
598#define MSM_V4L2_PID_EVT_SUB_INFO (V4L2_CID_PRIVATE_BASE+14)
Mingcheng Zhu5b04d352011-07-22 21:18:42 -0700599#define MSM_V4L2_PID_STROBE_FLASH (V4L2_CID_PRIVATE_BASE+15)
600#define MSM_V4L2_PID_MMAP_ENTRY (V4L2_CID_PRIVATE_BASE+16)
601#define MSM_V4L2_PID_MMAP_INST (V4L2_CID_PRIVATE_BASE+17)
602#define MSM_V4L2_PID_MAX MSM_V4L2_PID_MMAP_INST
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700603
604/* camera operation mode for video recording - two frame output queues */
605#define MSM_V4L2_CAM_OP_DEFAULT 0
606/* camera operation mode for video recording - two frame output queues */
607#define MSM_V4L2_CAM_OP_PREVIEW (MSM_V4L2_CAM_OP_DEFAULT+1)
608/* camera operation mode for video recording - two frame output queues */
609#define MSM_V4L2_CAM_OP_VIDEO (MSM_V4L2_CAM_OP_DEFAULT+2)
610/* camera operation mode for standard shapshot - two frame output queues */
611#define MSM_V4L2_CAM_OP_CAPTURE (MSM_V4L2_CAM_OP_DEFAULT+3)
612/* camera operation mode for zsl shapshot - three output queues */
613#define MSM_V4L2_CAM_OP_ZSL (MSM_V4L2_CAM_OP_DEFAULT+4)
614/* camera operation mode for raw snapshot - one frame output queue */
615#define MSM_V4L2_CAM_OP_RAW (MSM_V4L2_CAM_OP_DEFAULT+5)
616
617#define MSM_V4L2_VID_CAP_TYPE 0
618#define MSM_V4L2_STREAM_ON 1
619#define MSM_V4L2_STREAM_OFF 2
620#define MSM_V4L2_SNAPSHOT 3
621#define MSM_V4L2_QUERY_CTRL 4
622#define MSM_V4L2_GET_CTRL 5
623#define MSM_V4L2_SET_CTRL 6
624#define MSM_V4L2_QUERY 7
625#define MSM_V4L2_GET_CROP 8
626#define MSM_V4L2_SET_CROP 9
627#define MSM_V4L2_OPEN 10
628#define MSM_V4L2_CLOSE 11
629#define MSM_V4L2_SET_CTRL_CMD 12
630#define MSM_V4L2_EVT_SUB_MASK 13
631#define MSM_V4L2_MAX 14
632#define V4L2_CAMERA_EXIT 43
633
634struct crop_info {
635 void *info;
636 int len;
637};
638
639struct msm_postproc {
640 int ftnum;
641 struct msm_frame fthumnail;
642 int fmnum;
643 struct msm_frame fmain;
644};
645
646struct msm_snapshot_pp_status {
647 void *status;
648};
649
650#define CFG_SET_MODE 0
651#define CFG_SET_EFFECT 1
652#define CFG_START 2
653#define CFG_PWR_UP 3
654#define CFG_PWR_DOWN 4
655#define CFG_WRITE_EXPOSURE_GAIN 5
656#define CFG_SET_DEFAULT_FOCUS 6
657#define CFG_MOVE_FOCUS 7
658#define CFG_REGISTER_TO_REAL_GAIN 8
659#define CFG_REAL_TO_REGISTER_GAIN 9
660#define CFG_SET_FPS 10
661#define CFG_SET_PICT_FPS 11
662#define CFG_SET_BRIGHTNESS 12
663#define CFG_SET_CONTRAST 13
664#define CFG_SET_ZOOM 14
665#define CFG_SET_EXPOSURE_MODE 15
666#define CFG_SET_WB 16
667#define CFG_SET_ANTIBANDING 17
668#define CFG_SET_EXP_GAIN 18
669#define CFG_SET_PICT_EXP_GAIN 19
670#define CFG_SET_LENS_SHADING 20
671#define CFG_GET_PICT_FPS 21
672#define CFG_GET_PREV_L_PF 22
673#define CFG_GET_PREV_P_PL 23
674#define CFG_GET_PICT_L_PF 24
675#define CFG_GET_PICT_P_PL 25
676#define CFG_GET_AF_MAX_STEPS 26
677#define CFG_GET_PICT_MAX_EXP_LC 27
678#define CFG_SEND_WB_INFO 28
679#define CFG_SENSOR_INIT 29
680#define CFG_GET_3D_CALI_DATA 30
681#define CFG_GET_CALIB_DATA 31
Kevin Chana980f392011-08-01 20:55:00 -0700682#define CFG_GET_OUTPUT_INFO 32
Kevin Chan07f710c2011-08-26 19:35:18 -0700683#define CFG_GET_EEPROM_DATA 33
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700684#define CFG_SET_ACTUATOR_INFO 34
Sreesudhan Ramakrish Ramkumar5f4b3442011-09-08 14:56:35 -0700685#define CFG_GET_ACTUATOR_INFO 35
686#define CFG_MAX 36
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700687
688
689#define MOVE_NEAR 0
690#define MOVE_FAR 1
691
692#define SENSOR_PREVIEW_MODE 0
693#define SENSOR_SNAPSHOT_MODE 1
694#define SENSOR_RAW_SNAPSHOT_MODE 2
695#define SENSOR_HFR_60FPS_MODE 3
696#define SENSOR_HFR_90FPS_MODE 4
697#define SENSOR_HFR_120FPS_MODE 5
698
699#define SENSOR_QTR_SIZE 0
700#define SENSOR_FULL_SIZE 1
701#define SENSOR_QVGA_SIZE 2
702#define SENSOR_INVALID_SIZE 3
703
704#define CAMERA_EFFECT_OFF 0
705#define CAMERA_EFFECT_MONO 1
706#define CAMERA_EFFECT_NEGATIVE 2
707#define CAMERA_EFFECT_SOLARIZE 3
708#define CAMERA_EFFECT_SEPIA 4
709#define CAMERA_EFFECT_POSTERIZE 5
710#define CAMERA_EFFECT_WHITEBOARD 6
711#define CAMERA_EFFECT_BLACKBOARD 7
712#define CAMERA_EFFECT_AQUA 8
Yonggui Maoc0055a12011-09-29 19:31:47 -0700713#define CAMERA_EFFECT_EMBOSS 9
714#define CAMERA_EFFECT_SKETCH 10
715#define CAMERA_EFFECT_NEON 11
716#define CAMERA_EFFECT_MAX 12
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700717
718struct sensor_pict_fps {
719 uint16_t prevfps;
720 uint16_t pictfps;
721};
722
723struct exp_gain_cfg {
724 uint16_t gain;
725 uint32_t line;
726};
727
728struct focus_cfg {
729 int32_t steps;
730 int dir;
731};
732
733struct fps_cfg {
734 uint16_t f_mult;
735 uint16_t fps_div;
736 uint32_t pict_fps_div;
737};
738struct wb_info_cfg {
739 uint16_t red_gain;
740 uint16_t green_gain;
741 uint16_t blue_gain;
742};
743struct sensor_3d_exp_cfg {
744 uint16_t gain;
745 uint32_t line;
746 uint16_t r_gain;
747 uint16_t b_gain;
748 uint16_t gr_gain;
749 uint16_t gb_gain;
750 uint16_t gain_adjust;
751};
752struct sensor_3d_cali_data_t{
753 unsigned char left_p_matrix[3][4][8];
754 unsigned char right_p_matrix[3][4][8];
755 unsigned char square_len[8];
756 unsigned char focal_len[8];
757 unsigned char pixel_pitch[8];
758 uint16_t left_r;
759 uint16_t left_b;
760 uint16_t left_gb;
761 uint16_t left_af_far;
762 uint16_t left_af_mid;
763 uint16_t left_af_short;
764 uint16_t left_af_5um;
765 uint16_t left_af_50up;
766 uint16_t left_af_50down;
767 uint16_t right_r;
768 uint16_t right_b;
769 uint16_t right_gb;
770 uint16_t right_af_far;
771 uint16_t right_af_mid;
772 uint16_t right_af_short;
773 uint16_t right_af_5um;
774 uint16_t right_af_50up;
775 uint16_t right_af_50down;
776};
777struct sensor_init_cfg {
778 uint8_t prev_res;
779 uint8_t pict_res;
780};
781
782struct sensor_calib_data {
783 /* Color Related Measurements */
784 uint16_t r_over_g;
785 uint16_t b_over_g;
786 uint16_t gr_over_gb;
787
788 /* Lens Related Measurements */
789 uint16_t macro_2_inf;
790 uint16_t inf_2_macro;
791 uint16_t stroke_amt;
792 uint16_t af_pos_1m;
793 uint16_t af_pos_inf;
794};
795
Kevin Chana980f392011-08-01 20:55:00 -0700796enum msm_sensor_resolution_t {
Kevin Chan36e2bdc2011-08-30 17:21:21 -0700797 MSM_SENSOR_RES_FULL,
798 MSM_SENSOR_RES_QTR,
Kevin Chana980f392011-08-01 20:55:00 -0700799 MSM_SENSOR_RES_2,
800 MSM_SENSOR_RES_3,
801 MSM_SENSOR_RES_4,
802 MSM_SENSOR_RES_5,
803 MSM_SENSOR_RES_6,
804 MSM_SENSOR_RES_7,
805 MSM_SENSOR_INVALID_RES,
806};
807
808struct msm_sensor_output_info_t {
809 uint16_t x_output;
810 uint16_t y_output;
811 uint16_t line_length_pclk;
812 uint16_t frame_length_lines;
Kevin Chane30d3692011-10-14 16:11:01 -0700813 uint32_t vt_pixel_clk;
814 uint32_t op_pixel_clk;
Kevin Chana980f392011-08-01 20:55:00 -0700815};
816
817struct sensor_output_info_t {
818 struct msm_sensor_output_info_t *output_info;
819 uint16_t num_info;
820};
821
Kevin Chan07f710c2011-08-26 19:35:18 -0700822struct sensor_eeprom_data_t {
823 void *eeprom_data;
824 uint16_t index;
825};
826
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700827struct sensor_cfg_data {
828 int cfgtype;
829 int mode;
830 int rs;
831 uint8_t max_steps;
832
833 union {
834 int8_t effect;
835 uint8_t lens_shading;
836 uint16_t prevl_pf;
837 uint16_t prevp_pl;
838 uint16_t pictl_pf;
839 uint16_t pictp_pl;
840 uint32_t pict_max_exp_lc;
841 uint16_t p_fps;
842 struct sensor_init_cfg init_info;
843 struct sensor_pict_fps gfps;
844 struct exp_gain_cfg exp_gain;
845 struct focus_cfg focus;
846 struct fps_cfg fps;
847 struct wb_info_cfg wb_info;
848 struct sensor_3d_exp_cfg sensor_3d_exp;
849 struct sensor_calib_data calib_info;
Kevin Chana980f392011-08-01 20:55:00 -0700850 struct sensor_output_info_t output_info;
Kevin Chan07f710c2011-08-26 19:35:18 -0700851 struct sensor_eeprom_data_t eeprom_data;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700852 } cfg;
853};
854
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700855struct msm_actuator_move_params_t {
856 int8_t dir;
857 int32_t num_steps;
858};
859
860struct msm_actuator_set_info_t {
861 uint32_t total_steps;
862 uint16_t gross_steps;
863 uint16_t fine_steps;
864};
865
Sreesudhan Ramakrish Ramkumar5f4b3442011-09-08 14:56:35 -0700866struct msm_actuator_get_info_t {
867 uint32_t focal_length_num;
868 uint32_t focal_length_den;
869 uint32_t f_number_num;
870 uint32_t f_number_den;
871 uint32_t f_pix_num;
872 uint32_t f_pix_den;
873 uint32_t total_f_dist_num;
874 uint32_t total_f_dist_den;
875};
876
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700877struct msm_actuator_cfg_data {
878 int cfgtype;
Sreesudhan Ramakrish Ramkumar5f4b3442011-09-08 14:56:35 -0700879 uint8_t is_af_supported;
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700880 union {
881 struct msm_actuator_move_params_t move;
Sreesudhan Ramakrish Ramkumar5f4b3442011-09-08 14:56:35 -0700882 struct msm_actuator_set_info_t set_info;
883 struct msm_actuator_get_info_t get_info;
Sreesudhan Ramakrish Ramkumara4b5f302011-09-12 16:23:22 -0700884 } cfg;
885};
886
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700887struct sensor_large_data {
888 int cfgtype;
889 union {
890 struct sensor_3d_cali_data_t sensor_3d_cali_data;
891 } data;
892};
893
894enum sensor_type_t {
895 BAYER,
896 YUV,
897 JPEG_SOC,
898};
899
900enum flash_type {
901 LED_FLASH,
902 STROBE_FLASH,
903};
904
905enum strobe_flash_ctrl_type {
906 STROBE_FLASH_CTRL_INIT,
907 STROBE_FLASH_CTRL_CHARGE,
908 STROBE_FLASH_CTRL_RELEASE
909};
910
911struct strobe_flash_ctrl_data {
912 enum strobe_flash_ctrl_type type;
913 int charge_en;
914};
915
916struct msm_camera_info {
917 int num_cameras;
918 uint8_t has_3d_support[MSM_MAX_CAMERA_SENSORS];
919 uint8_t is_internal_cam[MSM_MAX_CAMERA_SENSORS];
920 uint32_t s_mount_angle[MSM_MAX_CAMERA_SENSORS];
921 const char *video_dev_name[MSM_MAX_CAMERA_SENSORS];
922 enum sensor_type_t sensor_type[MSM_MAX_CAMERA_SENSORS];
923
924};
925
926struct msm_cam_config_dev_info {
927 int num_config_nodes;
928 const char *config_dev_name[MSM_MAX_CAMERA_CONFIGS];
Ankit Premrajkaf94bcc62011-08-22 15:23:53 -0700929 int config_dev_id[MSM_MAX_CAMERA_CONFIGS];
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700930};
931
932struct flash_ctrl_data {
933 int flashtype;
934 union {
935 int led_state;
936 struct strobe_flash_ctrl_data strobe_ctrl;
937 } ctrl_data;
938};
939
940#define GET_NAME 0
941#define GET_PREVIEW_LINE_PER_FRAME 1
942#define GET_PREVIEW_PIXELS_PER_LINE 2
943#define GET_SNAPSHOT_LINE_PER_FRAME 3
944#define GET_SNAPSHOT_PIXELS_PER_LINE 4
945#define GET_SNAPSHOT_FPS 5
946#define GET_SNAPSHOT_MAX_EP_LINE_CNT 6
947
948struct msm_camsensor_info {
949 char name[MAX_SENSOR_NAME];
950 uint8_t flash_enabled;
951 int8_t total_steps;
952 uint8_t support_3d;
953};
Kiran Kumar H Nceea7622011-08-23 14:01:03 -0700954
955#define V4L2_SINGLE_PLANE 0
956#define V4L2_MULTI_PLANE_Y 0
957#define V4L2_MULTI_PLANE_CBCR 1
958#define V4L2_MULTI_PLANE_CB 1
959#define V4L2_MULTI_PLANE_CR 2
960
961struct plane_data {
962 int plane_id;
963 uint32_t offset;
964 unsigned long size;
965};
966
967struct img_plane_info {
968 uint32_t width;
969 uint32_t height;
970 uint32_t pixelformat;
971 uint8_t buffer_type; /*Single/Multi planar*/
972 uint8_t output_port;
973 uint32_t ext_mode;
974 uint8_t num_planes;
975 struct plane_data plane[MAX_PLANES];
976 uint8_t vpe_can_use;
977};
978
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700979#endif /* __LINUX_MSM_CAMERA_H */