blob: d26f693010e81e6486d382d9b78d927ca95478eb [file] [log] [blame]
Ben Dooks5718df92008-10-21 14:07:09 +01001/* linux/arch/arm/mach-s3c6410/mach-smdk6410.c
2 *
3 * Copyright 2008 Openmoko, Inc.
4 * Copyright 2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12*/
13
14#include <linux/kernel.h>
15#include <linux/types.h>
16#include <linux/interrupt.h>
17#include <linux/list.h>
18#include <linux/timer.h>
19#include <linux/init.h>
20#include <linux/serial_core.h>
21#include <linux/platform_device.h>
22#include <linux/io.h>
Ben Dooks096941e2008-10-31 16:14:59 +000023#include <linux/i2c.h>
Ben Dooks438a5d42008-11-19 15:41:34 +000024#include <linux/fb.h>
25#include <linux/gpio.h>
26#include <linux/delay.h>
Mark Brown3056ea02009-01-27 16:18:01 +000027#include <linux/smsc911x.h>
Ben Dooks438a5d42008-11-19 15:41:34 +000028
Mark Brownecc558a2009-02-17 15:59:38 +000029#ifdef CONFIG_SMDK6410_WM1190_EV1
30#include <linux/mfd/wm8350/core.h>
31#include <linux/mfd/wm8350/pmic.h>
32#endif
33
Ben Dooks438a5d42008-11-19 15:41:34 +000034#include <video/platform_lcd.h>
Ben Dooks5718df92008-10-21 14:07:09 +010035
36#include <asm/mach/arch.h>
37#include <asm/mach/map.h>
38#include <asm/mach/irq.h>
39
40#include <mach/hardware.h>
Ben Dooks438a5d42008-11-19 15:41:34 +000041#include <mach/regs-fb.h>
Ben Dooks5718df92008-10-21 14:07:09 +010042#include <mach/map.h>
43
44#include <asm/irq.h>
45#include <asm/mach-types.h>
46
47#include <plat/regs-serial.h>
Ben Dooksd6662c32008-12-12 00:24:40 +000048#include <plat/regs-modem.h>
49#include <plat/regs-gpio.h>
50#include <plat/regs-sys.h>
Ben Dooksd85fa242008-10-31 16:14:52 +000051#include <plat/iic.h>
Ben Dooks438a5d42008-11-19 15:41:34 +000052#include <plat/fb.h>
Mark Brown3056ea02009-01-27 16:18:01 +000053#include <plat/gpio-cfg.h>
Ben Dooks5718df92008-10-21 14:07:09 +010054
55#include <plat/s3c6410.h>
56#include <plat/clock.h>
57#include <plat/devs.h>
58#include <plat/cpu.h>
59
60#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
61#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
62#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
63
64static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
65 [0] = {
66 .hwport = 0,
67 .flags = 0,
68 .ucon = 0x3c5,
69 .ulcon = 0x03,
70 .ufcon = 0x51,
71 },
72 [1] = {
73 .hwport = 1,
74 .flags = 0,
75 .ucon = 0x3c5,
76 .ulcon = 0x03,
77 .ufcon = 0x51,
78 },
79};
80
Ben Dooks438a5d42008-11-19 15:41:34 +000081/* framebuffer and LCD setup. */
82
83/* GPF15 = LCD backlight control
84 * GPF13 => Panel power
85 * GPN5 = LCD nRESET signal
86 * PWM_TOUT1 => backlight brightness
87 */
88
89static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
90 unsigned int power)
91{
92 if (power) {
93 gpio_direction_output(S3C64XX_GPF(13), 1);
94 gpio_direction_output(S3C64XX_GPF(15), 1);
95
96 /* fire nRESET on power up */
97 gpio_direction_output(S3C64XX_GPN(5), 0);
98 msleep(10);
99 gpio_direction_output(S3C64XX_GPN(5), 1);
100 msleep(1);
101 } else {
102 gpio_direction_output(S3C64XX_GPF(15), 0);
103 gpio_direction_output(S3C64XX_GPF(13), 0);
104 }
105}
106
107static struct plat_lcd_data smdk6410_lcd_power_data = {
108 .set_power = smdk6410_lcd_power_set,
109};
110
111static struct platform_device smdk6410_lcd_powerdev = {
112 .name = "platform-lcd",
113 .dev.parent = &s3c_device_fb.dev,
114 .dev.platform_data = &smdk6410_lcd_power_data,
115};
116
117static struct s3c_fb_pd_win smdk6410_fb_win0 = {
118 /* this is to ensure we use win0 */
119 .win_mode = {
120 .pixclock = 41094,
121 .left_margin = 8,
122 .right_margin = 13,
123 .upper_margin = 7,
124 .lower_margin = 5,
125 .hsync_len = 3,
126 .vsync_len = 1,
127 .xres = 800,
128 .yres = 480,
129 },
130 .max_bpp = 32,
131 .default_bpp = 16,
132};
133
134/* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
135static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
136 .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
137 .win[0] = &smdk6410_fb_win0,
138 .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
139 .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
140};
141
Mark Brown3056ea02009-01-27 16:18:01 +0000142static struct resource smdk6410_smsc911x_resources[] = {
143 [0] = {
144 .start = 0x18000000,
145 .end = 0x18000000 + SZ_64K - 1,
146 .flags = IORESOURCE_MEM,
147 },
148 [1] = {
149 .start = S3C_EINT(10),
150 .end = S3C_EINT(10),
151 .flags = IORESOURCE_IRQ | IRQ_TYPE_LEVEL_LOW,
152 },
153};
154
155static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
156 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
157 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
158 .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
159 .phy_interface = PHY_INTERFACE_MODE_MII,
160};
161
162
163static struct platform_device smdk6410_smsc911x = {
164 .name = "smsc911x",
165 .id = -1,
166 .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
167 .resource = &smdk6410_smsc911x_resources[0],
168 .dev = {
169 .platform_data = &smdk6410_smsc911x_pdata,
170 },
171};
172
Mark Brown027191a2009-01-23 16:29:43 +0000173static struct map_desc smdk6410_iodesc[] = {};
Ben Dooks5718df92008-10-21 14:07:09 +0100174
175static struct platform_device *smdk6410_devices[] __initdata = {
Ben Dooksb24636c2008-11-03 20:14:53 +0000176#ifdef CONFIG_SMDK6410_SD_CH0
Ben Dooks39057f22008-10-31 16:14:29 +0000177 &s3c_device_hsmmc0,
Ben Dooksb24636c2008-11-03 20:14:53 +0000178#endif
179#ifdef CONFIG_SMDK6410_SD_CH1
180 &s3c_device_hsmmc1,
181#endif
Ben Dooksd85fa242008-10-31 16:14:52 +0000182 &s3c_device_i2c0,
Ben Dooksd7ea3742008-10-31 16:14:57 +0000183 &s3c_device_i2c1,
Ben Dooks438a5d42008-11-19 15:41:34 +0000184 &s3c_device_fb,
185 &smdk6410_lcd_powerdev,
Mark Brown3056ea02009-01-27 16:18:01 +0000186
187 &smdk6410_smsc911x,
Ben Dooks5718df92008-10-21 14:07:09 +0100188};
189
Mark Brownecc558a2009-02-17 15:59:38 +0000190#ifdef CONFIG_SMDK6410_WM1190_EV1
191/* S3C64xx internal logic & PLL */
192static struct regulator_init_data wm8350_dcdc1_data = {
193 .constraints = {
194 .name = "PVDD_INT/PVDD_PLL",
195 .min_uV = 1200000,
196 .max_uV = 1200000,
197 .always_on = 1,
198 .apply_uV = 1,
199 },
200};
201
202/* Memory */
203static struct regulator_init_data wm8350_dcdc3_data = {
204 .constraints = {
205 .name = "PVDD_MEM",
206 .min_uV = 1800000,
207 .max_uV = 1800000,
208 .always_on = 1,
209 .state_mem = {
210 .uV = 1800000,
211 .mode = REGULATOR_MODE_NORMAL,
212 .enabled = 1,
213 },
214 .initial_state = PM_SUSPEND_MEM,
215 },
216};
217
218/* USB, EXT, PCM, ADC/DAC, USB, MMC */
219static struct regulator_init_data wm8350_dcdc4_data = {
220 .constraints = {
221 .name = "PVDD_HI/PVDD_EXT/PVDD_SYS/PVCCM2MTV",
222 .min_uV = 3000000,
223 .max_uV = 3000000,
224 .always_on = 1,
225 },
226};
227
228/* ARM core */
Mark Browne3980b62009-04-15 17:11:53 +0100229static struct regulator_consumer_supply dcdc6_consumers[] = {
230 {
231 .supply = "vddarm",
232 }
233};
234
Mark Brownecc558a2009-02-17 15:59:38 +0000235static struct regulator_init_data wm8350_dcdc6_data = {
236 .constraints = {
237 .name = "PVDD_ARM",
238 .min_uV = 1000000,
239 .max_uV = 1300000,
240 .always_on = 1,
Mark Browne3980b62009-04-15 17:11:53 +0100241 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
Mark Brownecc558a2009-02-17 15:59:38 +0000242 },
Mark Browne3980b62009-04-15 17:11:53 +0100243 .num_consumer_supplies = ARRAY_SIZE(dcdc6_consumers),
244 .consumer_supplies = dcdc6_consumers,
Mark Brownecc558a2009-02-17 15:59:38 +0000245};
246
247/* Alive */
248static struct regulator_init_data wm8350_ldo1_data = {
249 .constraints = {
250 .name = "PVDD_ALIVE",
251 .min_uV = 1200000,
252 .max_uV = 1200000,
253 .always_on = 1,
254 .apply_uV = 1,
255 },
256};
257
258/* OTG */
259static struct regulator_init_data wm8350_ldo2_data = {
260 .constraints = {
261 .name = "PVDD_OTG",
262 .min_uV = 3300000,
263 .max_uV = 3300000,
Mark Brownf53aee22009-04-09 16:30:40 +0100264 .always_on = 1,
Mark Brownecc558a2009-02-17 15:59:38 +0000265 },
266};
267
268/* LCD */
269static struct regulator_init_data wm8350_ldo3_data = {
270 .constraints = {
271 .name = "PVDD_LCD",
272 .min_uV = 3000000,
273 .max_uV = 3000000,
Mark Brownf53aee22009-04-09 16:30:40 +0100274 .always_on = 1,
Mark Brownecc558a2009-02-17 15:59:38 +0000275 },
276};
277
278/* OTGi/1190-EV1 HPVDD & AVDD */
279static struct regulator_init_data wm8350_ldo4_data = {
280 .constraints = {
281 .name = "PVDD_OTGI/HPVDD/AVDD",
282 .min_uV = 1200000,
283 .max_uV = 1200000,
284 .apply_uV = 1,
Mark Brownf53aee22009-04-09 16:30:40 +0100285 .always_on = 1,
Mark Brownecc558a2009-02-17 15:59:38 +0000286 },
287};
288
289static struct {
290 int regulator;
291 struct regulator_init_data *initdata;
292} wm1190_regulators[] = {
293 { WM8350_DCDC_1, &wm8350_dcdc1_data },
294 { WM8350_DCDC_3, &wm8350_dcdc3_data },
295 { WM8350_DCDC_4, &wm8350_dcdc4_data },
296 { WM8350_DCDC_6, &wm8350_dcdc6_data },
297 { WM8350_LDO_1, &wm8350_ldo1_data },
298 { WM8350_LDO_2, &wm8350_ldo2_data },
299 { WM8350_LDO_3, &wm8350_ldo3_data },
300 { WM8350_LDO_4, &wm8350_ldo4_data },
301};
302
303static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
304{
305 int i;
306
307 /* Instantiate the regulators */
308 for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
309 wm8350_register_regulator(wm8350,
310 wm1190_regulators[i].regulator,
311 wm1190_regulators[i].initdata);
312
313 return 0;
314}
315
316static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
317 .init = smdk6410_wm8350_init,
Mark Browndb9256f2009-04-09 19:00:19 +0100318 .irq_high = 1,
Mark Brownecc558a2009-02-17 15:59:38 +0000319};
320#endif
321
Ben Dooks096941e2008-10-31 16:14:59 +0000322static struct i2c_board_info i2c_devs0[] __initdata = {
323 { I2C_BOARD_INFO("24c08", 0x50), },
Mark Brown77897472009-01-23 16:29:41 +0000324 { I2C_BOARD_INFO("wm8580", 0x1b), },
Mark Brownecc558a2009-02-17 15:59:38 +0000325
326#ifdef CONFIG_SMDK6410_WM1190_EV1
327 { I2C_BOARD_INFO("wm8350", 0x1a),
328 .platform_data = &smdk6410_wm8350_pdata,
329 .irq = S3C_EINT(12),
330 },
331#endif
Ben Dooks096941e2008-10-31 16:14:59 +0000332};
333
334static struct i2c_board_info i2c_devs1[] __initdata = {
335 { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
Ben Dooks5718df92008-10-21 14:07:09 +0100336};
337
Ben Dooks5718df92008-10-21 14:07:09 +0100338static void __init smdk6410_map_io(void)
339{
Ben Dooksd6662c32008-12-12 00:24:40 +0000340 u32 tmp;
341
Ben Dooks5718df92008-10-21 14:07:09 +0100342 s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
343 s3c24xx_init_clocks(12000000);
344 s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
Ben Dooksd6662c32008-12-12 00:24:40 +0000345
346 /* set the LCD type */
347
348 tmp = __raw_readl(S3C64XX_SPCON);
349 tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
350 tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
351 __raw_writel(tmp, S3C64XX_SPCON);
352
353 /* remove the lcd bypass */
354 tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
355 tmp &= ~MIFPCON_LCD_BYPASS;
356 __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
Ben Dooks5718df92008-10-21 14:07:09 +0100357}
358
359static void __init smdk6410_machine_init(void)
360{
Ben Dooksd85fa242008-10-31 16:14:52 +0000361 s3c_i2c0_set_platdata(NULL);
Ben Dooksd7ea3742008-10-31 16:14:57 +0000362 s3c_i2c1_set_platdata(NULL);
Ben Dooks438a5d42008-11-19 15:41:34 +0000363 s3c_fb_set_platdata(&smdk6410_lcd_pdata);
Ben Dooks096941e2008-10-31 16:14:59 +0000364
Mark Brownb7f9a942009-04-08 16:12:35 +0100365 gpio_request(S3C64XX_GPN(5), "LCD power");
366 gpio_request(S3C64XX_GPF(13), "LCD power");
367 gpio_request(S3C64XX_GPF(15), "LCD power");
368
Ben Dooks096941e2008-10-31 16:14:59 +0000369 i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
370 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
371
Ben Dooks5718df92008-10-21 14:07:09 +0100372 platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
373}
374
375MACHINE_START(SMDK6410, "SMDK6410")
376 /* Maintainer: Ben Dooks <ben@fluff.org> */
377 .phys_io = S3C_PA_UART & 0xfff00000,
378 .io_pg_offst = (((u32)S3C_VA_UART) >> 18) & 0xfffc,
379 .boot_params = S3C64XX_PA_SDRAM + 0x100,
380
381 .init_irq = s3c6410_init_irq,
382 .map_io = smdk6410_map_io,
383 .init_machine = smdk6410_machine_init,
384 .timer = &s3c24xx_timer,
385MACHINE_END