blob: 1b0acafad1a6d8cbfc6097bc527be0bcfe479f83 [file] [log] [blame]
Jeff Garzik669a5db2006-08-29 18:12:40 -04001/*
2 * pata_via.c - VIA PATA for new ATA layer
3 * (C) 2005-2006 Red Hat Inc
4 * Alan Cox <alan@redhat.com>
5 *
6 * Documentation
7 * Most chipset documentation available under NDA only
8 *
9 * VIA version guide
10 * VIA VT82C561 - early design, uses ata_generic currently
11 * VIA VT82C576 - MWDMA, 33Mhz
12 * VIA VT82C586 - MWDMA, 33Mhz
13 * VIA VT82C586a - Added UDMA to 33Mhz
14 * VIA VT82C586b - UDMA33
15 * VIA VT82C596a - Nonfunctional UDMA66
16 * VIA VT82C596b - Working UDMA66
17 * VIA VT82C686 - Nonfunctional UDMA66
18 * VIA VT82C686a - Working UDMA66
19 * VIA VT82C686b - Updated to UDMA100
20 * VIA VT8231 - UDMA100
21 * VIA VT8233 - UDMA100
22 * VIA VT8233a - UDMA133
23 * VIA VT8233c - UDMA100
24 * VIA VT8235 - UDMA133
25 * VIA VT8237 - UDMA133
Alan05c39e52007-01-31 17:14:38 +000026 * VIA VT8237S - UDMA133
Alan75f609d2006-12-04 16:38:25 +000027 * VIA VT8251 - UDMA133
Jeff Garzik669a5db2006-08-29 18:12:40 -040028 *
29 * Most registers remain compatible across chips. Others start reserved
30 * and acquire sensible semantics if set to 1 (eg cable detect). A few
31 * exceptions exist, notably around the FIFO settings.
32 *
33 * One additional quirk of the VIA design is that like ALi they use few
34 * PCI IDs for a lot of chips.
35 *
36 * Based heavily on:
37 *
38 * Version 3.38
39 *
40 * VIA IDE driver for Linux. Supported southbridges:
41 *
42 * vt82c576, vt82c586, vt82c586a, vt82c586b, vt82c596a, vt82c596b,
43 * vt82c686, vt82c686a, vt82c686b, vt8231, vt8233, vt8233c, vt8233a,
44 * vt8235, vt8237
45 *
46 * Copyright (c) 2000-2002 Vojtech Pavlik
47 *
48 * Based on the work of:
49 * Michel Aubry
50 * Jeff Garzik
51 * Andre Hedrick
52
53 */
54
55#include <linux/kernel.h>
56#include <linux/module.h>
57#include <linux/pci.h>
58#include <linux/init.h>
59#include <linux/blkdev.h>
60#include <linux/delay.h>
61#include <scsi/scsi_host.h>
62#include <linux/libata.h>
Alan Coxcf5792d2007-05-23 22:39:01 +010063#include <linux/dmi.h>
Jeff Garzik669a5db2006-08-29 18:12:40 -040064
65#define DRV_NAME "pata_via"
Alan Cox9edbdbe2007-08-22 22:57:48 +010066#define DRV_VERSION "0.3.2"
Jeff Garzik669a5db2006-08-29 18:12:40 -040067
68/*
69 * The following comes directly from Vojtech Pavlik's ide/pci/via82cxxx
70 * driver.
71 */
72
73enum {
74 VIA_UDMA = 0x007,
75 VIA_UDMA_NONE = 0x000,
76 VIA_UDMA_33 = 0x001,
77 VIA_UDMA_66 = 0x002,
78 VIA_UDMA_100 = 0x003,
79 VIA_UDMA_133 = 0x004,
80 VIA_BAD_PREQ = 0x010, /* Crashes if PREQ# till DDACK# set */
81 VIA_BAD_CLK66 = 0x020, /* 66 MHz clock doesn't work correctly */
82 VIA_SET_FIFO = 0x040, /* Needs to have FIFO split set */
83 VIA_NO_UNMASK = 0x080, /* Doesn't work with IRQ unmasking on */
84 VIA_BAD_ID = 0x100, /* Has wrong vendor ID (0x1107) */
85 VIA_BAD_AST = 0x200, /* Don't touch Address Setup Timing */
86 VIA_NO_ENABLES = 0x400, /* Has no enablebits */
87};
88
89/*
90 * VIA SouthBridge chips.
91 */
92
93static const struct via_isa_bridge {
94 const char *name;
95 u16 id;
96 u8 rev_min;
97 u8 rev_max;
98 u16 flags;
99} via_isa_bridges[] = {
Josepch Chane0b874d2007-01-27 13:47:08 +0100100 { "vt8237s", PCI_DEVICE_ID_VIA_8237S, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
Alan75f609d2006-12-04 16:38:25 +0000101 { "vt8251", PCI_DEVICE_ID_VIA_8251, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
Jeff Garzik669a5db2006-08-29 18:12:40 -0400102 { "cx700", PCI_DEVICE_ID_VIA_CX700, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
103 { "vt6410", PCI_DEVICE_ID_VIA_6410, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST | VIA_NO_ENABLES},
104 { "vt8237a", PCI_DEVICE_ID_VIA_8237A, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
105 { "vt8237", PCI_DEVICE_ID_VIA_8237, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
106 { "vt8235", PCI_DEVICE_ID_VIA_8235, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
107 { "vt8233a", PCI_DEVICE_ID_VIA_8233A, 0x00, 0x2f, VIA_UDMA_133 | VIA_BAD_AST },
108 { "vt8233c", PCI_DEVICE_ID_VIA_8233C_0, 0x00, 0x2f, VIA_UDMA_100 },
109 { "vt8233", PCI_DEVICE_ID_VIA_8233_0, 0x00, 0x2f, VIA_UDMA_100 },
110 { "vt8231", PCI_DEVICE_ID_VIA_8231, 0x00, 0x2f, VIA_UDMA_100 },
111 { "vt82c686b", PCI_DEVICE_ID_VIA_82C686, 0x40, 0x4f, VIA_UDMA_100 },
112 { "vt82c686a", PCI_DEVICE_ID_VIA_82C686, 0x10, 0x2f, VIA_UDMA_66 },
113 { "vt82c686", PCI_DEVICE_ID_VIA_82C686, 0x00, 0x0f, VIA_UDMA_33 | VIA_BAD_CLK66 },
114 { "vt82c596b", PCI_DEVICE_ID_VIA_82C596, 0x10, 0x2f, VIA_UDMA_66 },
115 { "vt82c596a", PCI_DEVICE_ID_VIA_82C596, 0x00, 0x0f, VIA_UDMA_33 | VIA_BAD_CLK66 },
116 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x47, 0x4f, VIA_UDMA_33 | VIA_SET_FIFO },
117 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x40, 0x46, VIA_UDMA_33 | VIA_SET_FIFO | VIA_BAD_PREQ },
118 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x30, 0x3f, VIA_UDMA_33 | VIA_SET_FIFO },
119 { "vt82c586a", PCI_DEVICE_ID_VIA_82C586_0, 0x20, 0x2f, VIA_UDMA_33 | VIA_SET_FIFO },
120 { "vt82c586", PCI_DEVICE_ID_VIA_82C586_0, 0x00, 0x0f, VIA_UDMA_NONE | VIA_SET_FIFO },
121 { "vt82c576", PCI_DEVICE_ID_VIA_82C576, 0x00, 0x2f, VIA_UDMA_NONE | VIA_SET_FIFO | VIA_NO_UNMASK },
122 { "vt82c576", PCI_DEVICE_ID_VIA_82C576, 0x00, 0x2f, VIA_UDMA_NONE | VIA_SET_FIFO | VIA_NO_UNMASK | VIA_BAD_ID },
123 { NULL }
124};
125
Alan Coxcf5792d2007-05-23 22:39:01 +0100126
127/*
128 * Cable special cases
129 */
130
131static struct dmi_system_id cable_dmi_table[] = {
132 {
133 .ident = "Acer Ferrari 3400",
134 .matches = {
135 DMI_MATCH(DMI_BOARD_VENDOR, "Acer,Inc."),
136 DMI_MATCH(DMI_BOARD_NAME, "Ferrari 3400"),
137 },
138 },
139 { }
140};
141
142static int via_cable_override(struct pci_dev *pdev)
143{
144 /* Systems by DMI */
145 if (dmi_check_system(cable_dmi_table))
146 return 1;
Alan Cox9edbdbe2007-08-22 22:57:48 +0100147 /* Arima W730-K8/Targa Visionary 811/... */
148 if (pdev->subsystem_vendor == 0x161F && pdev->subsystem_device == 0x2032)
149 return 1;
Alan Coxcf5792d2007-05-23 22:39:01 +0100150 return 0;
151}
152
153
Jeff Garzik669a5db2006-08-29 18:12:40 -0400154/**
155 * via_cable_detect - cable detection
156 * @ap: ATA port
157 *
158 * Perform cable detection. Actually for the VIA case the BIOS
159 * already did this for us. We read the values provided by the
160 * BIOS. If you are using an 8235 in a non-PC configuration you
161 * may need to update this code.
162 *
163 * Hotplug also impacts on this.
164 */
165
166static int via_cable_detect(struct ata_port *ap) {
Alan Cox97cb81c2007-03-07 16:56:54 +0000167 const struct via_isa_bridge *config = ap->host->private_data;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400168 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
169 u32 ata66;
170
Alan Coxcf5792d2007-05-23 22:39:01 +0100171 if (via_cable_override(pdev))
172 return ATA_CBL_PATA40_SHORT;
173
Alan Cox97cb81c2007-03-07 16:56:54 +0000174 /* Early chips are 40 wire */
175 if ((config->flags & VIA_UDMA) < VIA_UDMA_66)
176 return ATA_CBL_PATA40;
177 /* UDMA 66 chips have only drive side logic */
178 else if((config->flags & VIA_UDMA) < VIA_UDMA_100)
179 return ATA_CBL_PATA_UNK;
180 /* UDMA 100 or later */
Jeff Garzik669a5db2006-08-29 18:12:40 -0400181 pci_read_config_dword(pdev, 0x50, &ata66);
182 /* Check both the drive cable reporting bits, we might not have
183 two drives */
184 if (ata66 & (0x10100000 >> (16 * ap->port_no)))
185 return ATA_CBL_PATA80;
Alan Cox97cb81c2007-03-07 16:56:54 +0000186 return ATA_CBL_PATA40;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400187}
188
Tejun Heod4b2bab2007-02-02 16:50:52 +0900189static int via_pre_reset(struct ata_port *ap, unsigned long deadline)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400190{
191 const struct via_isa_bridge *config = ap->host->private_data;
192
193 if (!(config->flags & VIA_NO_ENABLES)) {
194 static const struct pci_bits via_enable_bits[] = {
195 { 0x40, 1, 0x02, 0x02 },
196 { 0x40, 1, 0x01, 0x01 }
197 };
Jeff Garzik669a5db2006-08-29 18:12:40 -0400198 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Alan Coxc9619222006-09-26 17:53:38 +0100199 if (!pci_test_config_bits(pdev, &via_enable_bits[ap->port_no]))
200 return -ENOENT;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400201 }
Tejun Heod4b2bab2007-02-02 16:50:52 +0900202
203 return ata_std_prereset(ap, deadline);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400204}
205
206
207/**
208 * via_error_handler - reset for VIA chips
209 * @ap: ATA port
210 *
211 * Handle the reset callback for the later chips with cable detect
212 */
213
214static void via_error_handler(struct ata_port *ap)
215{
216 ata_bmdma_drive_eh(ap, via_pre_reset, ata_std_softreset, NULL, ata_std_postreset);
217}
218
219/**
220 * via_do_set_mode - set initial PIO mode data
221 * @ap: ATA interface
222 * @adev: ATA device
223 * @mode: ATA mode being programmed
224 * @tdiv: Clocks per PCI clock
225 * @set_ast: Set to program address setup
226 * @udma_type: UDMA mode/format of registers
227 *
228 * Program the VIA registers for DMA and PIO modes. Uses the ata timing
229 * support in order to compute modes.
230 *
231 * FIXME: Hotplug will require we serialize multiple mode changes
232 * on the two channels.
233 */
234
235static void via_do_set_mode(struct ata_port *ap, struct ata_device *adev, int mode, int tdiv, int set_ast, int udma_type)
236{
237 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
238 struct ata_device *peer = ata_dev_pair(adev);
239 struct ata_timing t, p;
240 static int via_clock = 33333; /* Bus clock in kHZ - ought to be tunable one day */
241 unsigned long T = 1000000000 / via_clock;
242 unsigned long UT = T/tdiv;
243 int ut;
244 int offset = 3 - (2*ap->port_no) - adev->devno;
245
Jeff Garzik669a5db2006-08-29 18:12:40 -0400246 /* Calculate the timing values we require */
247 ata_timing_compute(adev, mode, &t, T, UT);
248
249 /* We share 8bit timing so we must merge the constraints */
250 if (peer) {
251 if (peer->pio_mode) {
252 ata_timing_compute(peer, peer->pio_mode, &p, T, UT);
253 ata_timing_merge(&p, &t, &t, ATA_TIMING_8BIT);
254 }
255 }
256
257 /* Address setup is programmable but breaks on UDMA133 setups */
258 if (set_ast) {
259 u8 setup; /* 2 bits per drive */
260 int shift = 2 * offset;
261
262 pci_read_config_byte(pdev, 0x4C, &setup);
263 setup &= ~(3 << shift);
264 setup |= FIT(t.setup, 1, 4) << shift; /* 1,4 or 1,4 - 1 FIXME */
265 pci_write_config_byte(pdev, 0x4C, setup);
266 }
267
268 /* Load the PIO mode bits */
269 pci_write_config_byte(pdev, 0x4F - ap->port_no,
270 ((FIT(t.act8b, 1, 16) - 1) << 4) | (FIT(t.rec8b, 1, 16) - 1));
271 pci_write_config_byte(pdev, 0x48 + offset,
272 ((FIT(t.active, 1, 16) - 1) << 4) | (FIT(t.recover, 1, 16) - 1));
273
274 /* Load the UDMA bits according to type */
275 switch(udma_type) {
276 default:
277 /* BUG() ? */
278 /* fall through */
279 case 33:
280 ut = t.udma ? (0xe0 | (FIT(t.udma, 2, 5) - 2)) : 0x03;
281 break;
282 case 66:
283 ut = t.udma ? (0xe8 | (FIT(t.udma, 2, 9) - 2)) : 0x0f;
284 break;
285 case 100:
286 ut = t.udma ? (0xe0 | (FIT(t.udma, 2, 9) - 2)) : 0x07;
287 break;
288 case 133:
289 ut = t.udma ? (0xe0 | (FIT(t.udma, 2, 9) - 2)) : 0x07;
290 break;
291 }
Laurent Riffard08ebd432007-09-02 21:01:32 +0200292
Jeff Garzik669a5db2006-08-29 18:12:40 -0400293 /* Set UDMA unless device is not UDMA capable */
Laurent Riffard08ebd432007-09-02 21:01:32 +0200294 if (udma_type) {
295 u8 cable80_status;
296
297 /* Get 80-wire cable detection bit */
298 pci_read_config_byte(pdev, 0x50 + offset, &cable80_status);
299 cable80_status &= 0x10;
300
301 pci_write_config_byte(pdev, 0x50 + offset, ut | cable80_status);
302 }
Jeff Garzik669a5db2006-08-29 18:12:40 -0400303}
304
305static void via_set_piomode(struct ata_port *ap, struct ata_device *adev)
306{
307 const struct via_isa_bridge *config = ap->host->private_data;
308 int set_ast = (config->flags & VIA_BAD_AST) ? 0 : 1;
309 int mode = config->flags & VIA_UDMA;
310 static u8 tclock[5] = { 1, 1, 2, 3, 4 };
311 static u8 udma[5] = { 0, 33, 66, 100, 133 };
312
313 via_do_set_mode(ap, adev, adev->pio_mode, tclock[mode], set_ast, udma[mode]);
314}
315
316static void via_set_dmamode(struct ata_port *ap, struct ata_device *adev)
317{
318 const struct via_isa_bridge *config = ap->host->private_data;
319 int set_ast = (config->flags & VIA_BAD_AST) ? 0 : 1;
320 int mode = config->flags & VIA_UDMA;
321 static u8 tclock[5] = { 1, 1, 2, 3, 4 };
322 static u8 udma[5] = { 0, 33, 66, 100, 133 };
323
324 via_do_set_mode(ap, adev, adev->dma_mode, tclock[mode], set_ast, udma[mode]);
325}
326
327static struct scsi_host_template via_sht = {
328 .module = THIS_MODULE,
329 .name = DRV_NAME,
330 .ioctl = ata_scsi_ioctl,
331 .queuecommand = ata_scsi_queuecmd,
332 .can_queue = ATA_DEF_QUEUE,
333 .this_id = ATA_SHT_THIS_ID,
334 .sg_tablesize = LIBATA_MAX_PRD,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400335 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
336 .emulated = ATA_SHT_EMULATED,
337 .use_clustering = ATA_SHT_USE_CLUSTERING,
338 .proc_name = DRV_NAME,
339 .dma_boundary = ATA_DMA_BOUNDARY,
340 .slave_configure = ata_scsi_slave_config,
Tejun Heoafdfe892006-11-29 11:26:47 +0900341 .slave_destroy = ata_scsi_slave_destroy,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400342 .bios_param = ata_std_bios_param,
343};
344
345static struct ata_port_operations via_port_ops = {
346 .port_disable = ata_port_disable,
347 .set_piomode = via_set_piomode,
348 .set_dmamode = via_set_dmamode,
349 .mode_filter = ata_pci_default_filter,
350
351 .tf_load = ata_tf_load,
352 .tf_read = ata_tf_read,
353 .check_status = ata_check_status,
354 .exec_command = ata_exec_command,
355 .dev_select = ata_std_dev_select,
356
357 .freeze = ata_bmdma_freeze,
358 .thaw = ata_bmdma_thaw,
359 .error_handler = via_error_handler,
360 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Alan Cox97cb81c2007-03-07 16:56:54 +0000361 .cable_detect = via_cable_detect,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400362
363 .bmdma_setup = ata_bmdma_setup,
364 .bmdma_start = ata_bmdma_start,
365 .bmdma_stop = ata_bmdma_stop,
366 .bmdma_status = ata_bmdma_status,
367
368 .qc_prep = ata_qc_prep,
369 .qc_issue = ata_qc_issue_prot,
Jeff Garzikbda30282006-09-27 05:41:13 -0400370
Tejun Heo0d5ff562007-02-01 15:06:36 +0900371 .data_xfer = ata_data_xfer,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400372
373 .irq_handler = ata_interrupt,
374 .irq_clear = ata_bmdma_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900375 .irq_on = ata_irq_on,
376 .irq_ack = ata_irq_ack,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400377
378 .port_start = ata_port_start,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400379};
380
381static struct ata_port_operations via_port_ops_noirq = {
382 .port_disable = ata_port_disable,
383 .set_piomode = via_set_piomode,
384 .set_dmamode = via_set_dmamode,
385 .mode_filter = ata_pci_default_filter,
386
387 .tf_load = ata_tf_load,
388 .tf_read = ata_tf_read,
389 .check_status = ata_check_status,
390 .exec_command = ata_exec_command,
391 .dev_select = ata_std_dev_select,
392
393 .freeze = ata_bmdma_freeze,
394 .thaw = ata_bmdma_thaw,
395 .error_handler = via_error_handler,
396 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Alan Cox97cb81c2007-03-07 16:56:54 +0000397 .cable_detect = via_cable_detect,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400398
399 .bmdma_setup = ata_bmdma_setup,
400 .bmdma_start = ata_bmdma_start,
401 .bmdma_stop = ata_bmdma_stop,
402 .bmdma_status = ata_bmdma_status,
403
404 .qc_prep = ata_qc_prep,
405 .qc_issue = ata_qc_issue_prot,
Jeff Garzikbda30282006-09-27 05:41:13 -0400406
Tejun Heo0d5ff562007-02-01 15:06:36 +0900407 .data_xfer = ata_data_xfer_noirq,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400408
409 .irq_handler = ata_interrupt,
410 .irq_clear = ata_bmdma_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900411 .irq_on = ata_irq_on,
412 .irq_ack = ata_irq_ack,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400413
414 .port_start = ata_port_start,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400415};
416
417/**
Alan627d2d32006-11-27 16:19:36 +0000418 * via_config_fifo - set up the FIFO
419 * @pdev: PCI device
420 * @flags: configuration flags
421 *
422 * Set the FIFO properties for this device if neccessary. Used both on
423 * set up and on and the resume path
424 */
425
426static void via_config_fifo(struct pci_dev *pdev, unsigned int flags)
427{
428 u8 enable;
Jeff Garzikf20b16f2006-12-11 11:14:06 -0500429
Alan627d2d32006-11-27 16:19:36 +0000430 /* 0x40 low bits indicate enabled channels */
431 pci_read_config_byte(pdev, 0x40 , &enable);
432 enable &= 3;
Jeff Garzikf20b16f2006-12-11 11:14:06 -0500433
Alan627d2d32006-11-27 16:19:36 +0000434 if (flags & VIA_SET_FIFO) {
Andrew Morton73720862006-12-20 13:09:10 -0500435 static const u8 fifo_setting[4] = {0x00, 0x60, 0x00, 0x20};
Alan627d2d32006-11-27 16:19:36 +0000436 u8 fifo;
437
438 pci_read_config_byte(pdev, 0x43, &fifo);
439
440 /* Clear PREQ# until DDACK# for errata */
441 if (flags & VIA_BAD_PREQ)
442 fifo &= 0x7F;
443 else
444 fifo &= 0x9f;
445 /* Turn on FIFO for enabled channels */
446 fifo |= fifo_setting[enable];
447 pci_write_config_byte(pdev, 0x43, fifo);
448 }
449}
450
451/**
Jeff Garzik669a5db2006-08-29 18:12:40 -0400452 * via_init_one - discovery callback
Alan627d2d32006-11-27 16:19:36 +0000453 * @pdev: PCI device
Jeff Garzik669a5db2006-08-29 18:12:40 -0400454 * @id: PCI table info
455 *
456 * A VIA IDE interface has been discovered. Figure out what revision
457 * and perform configuration work before handing it to the ATA layer
458 */
459
460static int via_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
461{
462 /* Early VIA without UDMA support */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200463 static const struct ata_port_info via_mwdma_info = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400464 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200465 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400466 .pio_mask = 0x1f,
467 .mwdma_mask = 0x07,
468 .port_ops = &via_port_ops
469 };
470 /* Ditto with IRQ masking required */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200471 static const struct ata_port_info via_mwdma_info_borked = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400472 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200473 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400474 .pio_mask = 0x1f,
475 .mwdma_mask = 0x07,
476 .port_ops = &via_port_ops_noirq,
477 };
478 /* VIA UDMA 33 devices (and borked 66) */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200479 static const struct ata_port_info via_udma33_info = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400480 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200481 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400482 .pio_mask = 0x1f,
483 .mwdma_mask = 0x07,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400484 .udma_mask = ATA_UDMA2,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400485 .port_ops = &via_port_ops
486 };
487 /* VIA UDMA 66 devices */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200488 static const struct ata_port_info via_udma66_info = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400489 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200490 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400491 .pio_mask = 0x1f,
492 .mwdma_mask = 0x07,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400493 .udma_mask = ATA_UDMA4,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400494 .port_ops = &via_port_ops
495 };
496 /* VIA UDMA 100 devices */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200497 static const struct ata_port_info via_udma100_info = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400498 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200499 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400500 .pio_mask = 0x1f,
501 .mwdma_mask = 0x07,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400502 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400503 .port_ops = &via_port_ops
504 };
505 /* UDMA133 with bad AST (All current 133) */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200506 static const struct ata_port_info via_udma133_info = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400507 .sht = &via_sht,
Tejun Heo464cf172007-05-27 15:10:40 +0200508 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400509 .pio_mask = 0x1f,
510 .mwdma_mask = 0x07,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400511 .udma_mask = ATA_UDMA6, /* FIXME: should check north bridge */
Jeff Garzik669a5db2006-08-29 18:12:40 -0400512 .port_ops = &via_port_ops
513 };
Tejun Heo1626aeb2007-05-04 12:43:58 +0200514 struct ata_port_info type;
515 const struct ata_port_info *ppi[] = { &type, NULL };
Jeff Garzik669a5db2006-08-29 18:12:40 -0400516 struct pci_dev *isa = NULL;
517 const struct via_isa_bridge *config;
518 static int printed_version;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400519 u8 enable;
520 u32 timing;
521
522 if (!printed_version++)
523 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
524
525 /* To find out how the IDE will behave and what features we
526 actually have to look at the bridge not the IDE controller */
527 for (config = via_isa_bridges; config->id; config++)
528 if ((isa = pci_get_device(PCI_VENDOR_ID_VIA +
529 !!(config->flags & VIA_BAD_ID),
530 config->id, NULL))) {
531
Auke Kok44c10132007-06-08 15:46:36 -0700532 if (isa->revision >= config->rev_min &&
533 isa->revision <= config->rev_max)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400534 break;
535 pci_dev_put(isa);
536 }
537
538 if (!config->id) {
539 printk(KERN_WARNING "via: Unknown VIA SouthBridge, disabling.\n");
540 return -ENODEV;
541 }
542 pci_dev_put(isa);
543
544 /* 0x40 low bits indicate enabled channels */
545 pci_read_config_byte(pdev, 0x40 , &enable);
546 enable &= 3;
547 if (enable == 0) {
548 return -ENODEV;
549 }
550
551 /* Initialise the FIFO for the enabled channels. */
Alan627d2d32006-11-27 16:19:36 +0000552 via_config_fifo(pdev, config->flags);
Jeff Garzikf20b16f2006-12-11 11:14:06 -0500553
Jeff Garzik669a5db2006-08-29 18:12:40 -0400554 /* Clock set up */
555 switch(config->flags & VIA_UDMA) {
556 case VIA_UDMA_NONE:
557 if (config->flags & VIA_NO_UNMASK)
Tejun Heo1626aeb2007-05-04 12:43:58 +0200558 type = via_mwdma_info_borked;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400559 else
Tejun Heo1626aeb2007-05-04 12:43:58 +0200560 type = via_mwdma_info;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400561 break;
562 case VIA_UDMA_33:
Tejun Heo1626aeb2007-05-04 12:43:58 +0200563 type = via_udma33_info;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400564 break;
565 case VIA_UDMA_66:
Tejun Heo1626aeb2007-05-04 12:43:58 +0200566 type = via_udma66_info;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400567 /* The 66 MHz devices require we enable the clock */
568 pci_read_config_dword(pdev, 0x50, &timing);
569 timing |= 0x80008;
570 pci_write_config_dword(pdev, 0x50, timing);
571 break;
572 case VIA_UDMA_100:
Tejun Heo1626aeb2007-05-04 12:43:58 +0200573 type = via_udma100_info;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400574 break;
575 case VIA_UDMA_133:
Tejun Heo1626aeb2007-05-04 12:43:58 +0200576 type = via_udma133_info;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400577 break;
578 default:
579 WARN_ON(1);
580 return -ENODEV;
581 }
582
583 if (config->flags & VIA_BAD_CLK66) {
584 /* Disable the 66MHz clock on problem devices */
585 pci_read_config_dword(pdev, 0x50, &timing);
586 timing &= ~0x80008;
587 pci_write_config_dword(pdev, 0x50, timing);
588 }
589
590 /* We have established the device type, now fire it up */
Tejun Heo1626aeb2007-05-04 12:43:58 +0200591 type.private_data = (void *)config;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400592
Tejun Heo1626aeb2007-05-04 12:43:58 +0200593 return ata_pci_init_one(pdev, ppi);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400594}
595
Tejun Heo438ac6d2007-03-02 17:31:26 +0900596#ifdef CONFIG_PM
Alan627d2d32006-11-27 16:19:36 +0000597/**
598 * via_reinit_one - reinit after resume
599 * @pdev; PCI device
600 *
601 * Called when the VIA PATA device is resumed. We must then
602 * reconfigure the fifo and other setup we may have altered. In
603 * addition the kernel needs to have the resume methods on PCI
604 * quirk supported.
605 */
606
607static int via_reinit_one(struct pci_dev *pdev)
608{
609 u32 timing;
610 struct ata_host *host = dev_get_drvdata(&pdev->dev);
611 const struct via_isa_bridge *config = host->private_data;
Jeff Garzikf20b16f2006-12-11 11:14:06 -0500612
Alan627d2d32006-11-27 16:19:36 +0000613 via_config_fifo(pdev, config->flags);
614
615 if ((config->flags & VIA_UDMA) == VIA_UDMA_66) {
616 /* The 66 MHz devices require we enable the clock */
617 pci_read_config_dword(pdev, 0x50, &timing);
618 timing |= 0x80008;
619 pci_write_config_dword(pdev, 0x50, timing);
620 }
621 if (config->flags & VIA_BAD_CLK66) {
622 /* Disable the 66MHz clock on problem devices */
623 pci_read_config_dword(pdev, 0x50, &timing);
624 timing &= ~0x80008;
625 pci_write_config_dword(pdev, 0x50, timing);
626 }
Jeff Garzikf20b16f2006-12-11 11:14:06 -0500627 return ata_pci_device_resume(pdev);
Alan627d2d32006-11-27 16:19:36 +0000628}
Tejun Heo438ac6d2007-03-02 17:31:26 +0900629#endif
Alan627d2d32006-11-27 16:19:36 +0000630
Jeff Garzik669a5db2006-08-29 18:12:40 -0400631static const struct pci_device_id via[] = {
Jeff Garzik52df0ee2007-05-25 05:02:06 -0400632 { PCI_VDEVICE(VIA, 0x0571), },
633 { PCI_VDEVICE(VIA, 0x0581), },
634 { PCI_VDEVICE(VIA, 0x1571), },
635 { PCI_VDEVICE(VIA, 0x3164), },
636 { PCI_VDEVICE(VIA, 0x5324), },
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400637
638 { },
Jeff Garzik669a5db2006-08-29 18:12:40 -0400639};
640
641static struct pci_driver via_pci_driver = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400642 .name = DRV_NAME,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400643 .id_table = via,
644 .probe = via_init_one,
Alan627d2d32006-11-27 16:19:36 +0000645 .remove = ata_pci_remove_one,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900646#ifdef CONFIG_PM
Alan627d2d32006-11-27 16:19:36 +0000647 .suspend = ata_pci_device_suspend,
648 .resume = via_reinit_one,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900649#endif
Jeff Garzik669a5db2006-08-29 18:12:40 -0400650};
651
652static int __init via_init(void)
653{
654 return pci_register_driver(&via_pci_driver);
655}
656
Jeff Garzik669a5db2006-08-29 18:12:40 -0400657static void __exit via_exit(void)
658{
659 pci_unregister_driver(&via_pci_driver);
660}
661
Jeff Garzik669a5db2006-08-29 18:12:40 -0400662MODULE_AUTHOR("Alan Cox");
663MODULE_DESCRIPTION("low-level driver for VIA PATA");
664MODULE_LICENSE("GPL");
665MODULE_DEVICE_TABLE(pci, via);
666MODULE_VERSION(DRV_VERSION);
667
668module_init(via_init);
669module_exit(via_exit);