blob: e40f6ddd98a4d47180f713aab0bfb2e79aad9fcb [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
David Gibsonf7f6f4f2005-10-19 14:53:32 +10002 * arch/powerpc/kernel/pmc.c
Linus Torvalds1da177e2005-04-16 15:20:36 -07003 *
4 * Copyright (C) 2004 David Gibson, IBM Corporation.
David Gibsonf7f6f4f2005-10-19 14:53:32 +10005 * Includes code formerly from arch/ppc/kernel/perfmon.c:
6 * Author: Andy Fleming
7 * Copyright (c) 2004 Freescale Semiconductor, Inc
Linus Torvalds1da177e2005-04-16 15:20:36 -07008 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version
12 * 2 of the License, or (at your option) any later version.
13 */
14
Linus Torvalds1da177e2005-04-16 15:20:36 -070015#include <linux/errno.h>
16#include <linux/spinlock.h>
17#include <linux/module.h>
18
19#include <asm/processor.h>
20#include <asm/pmc.h>
21
Olof Johansson1bd2e5a2007-01-28 21:23:54 -060022#ifndef MMCR0_PMA0
23#define MMCR0_PMA0 0
24#endif
25
26static void dummy_perf(struct pt_regs *regs)
27{
David Gibsonf7f6f4f2005-10-19 14:53:32 +100028#if defined(CONFIG_FSL_BOOKE) && !defined(CONFIG_E200)
Olof Johansson1bd2e5a2007-01-28 21:23:54 -060029 mtpmr(PMRN_PMGC0, mfpmr(PMRN_PMGC0) & ~PMGC0_PMIE);
David Gibsonf7f6f4f2005-10-19 14:53:32 +100030#elif defined(CONFIG_PPC64) || defined(CONFIG_6xx)
Olof Johansson1bd2e5a2007-01-28 21:23:54 -060031 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) & ~(MMCR0_PMXE|MMCR0_PMA0));
David Gibsonf7f6f4f2005-10-19 14:53:32 +100032#else
Olof Johansson1bd2e5a2007-01-28 21:23:54 -060033 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) & ~MMCR0_PMXE);
David Gibsonf7f6f4f2005-10-19 14:53:32 +100034#endif
Olof Johansson1bd2e5a2007-01-28 21:23:54 -060035}
36
Linus Torvalds1da177e2005-04-16 15:20:36 -070037
Ingo Molnara9f6a0d2005-09-09 13:10:41 -070038static DEFINE_SPINLOCK(pmc_owner_lock);
Linus Torvalds1da177e2005-04-16 15:20:36 -070039static void *pmc_owner_caller; /* mostly for debugging */
40perf_irq_t perf_irq = dummy_perf;
41
42int reserve_pmc_hardware(perf_irq_t new_perf_irq)
43{
44 int err = 0;
45
46 spin_lock(&pmc_owner_lock);
47
48 if (pmc_owner_caller) {
49 printk(KERN_WARNING "reserve_pmc_hardware: "
50 "PMC hardware busy (reserved by caller %p)\n",
51 pmc_owner_caller);
52 err = -EBUSY;
53 goto out;
54 }
55
56 pmc_owner_caller = __builtin_return_address(0);
Andy Flemingdd6c89f2006-10-27 15:06:32 -050057 perf_irq = new_perf_irq ? new_perf_irq : dummy_perf;
Linus Torvalds1da177e2005-04-16 15:20:36 -070058
59 out:
60 spin_unlock(&pmc_owner_lock);
61 return err;
62}
63EXPORT_SYMBOL_GPL(reserve_pmc_hardware);
64
65void release_pmc_hardware(void)
66{
67 spin_lock(&pmc_owner_lock);
68
69 WARN_ON(! pmc_owner_caller);
70
71 pmc_owner_caller = NULL;
72 perf_irq = dummy_perf;
73
74 spin_unlock(&pmc_owner_lock);
75}
76EXPORT_SYMBOL_GPL(release_pmc_hardware);
Michael Ellerman180a3362005-08-09 11:13:36 +100077
David Gibsonf7f6f4f2005-10-19 14:53:32 +100078#ifdef CONFIG_PPC64
Michael Ellerman180a3362005-08-09 11:13:36 +100079void power4_enable_pmcs(void)
80{
81 unsigned long hid0;
82
Paul Mackerrasb5bbeb22005-10-10 14:01:07 +100083 hid0 = mfspr(SPRN_HID0);
Michael Ellerman180a3362005-08-09 11:13:36 +100084 hid0 |= 1UL << (63 - 20);
85
86 /* POWER4 requires the following sequence */
87 asm volatile(
88 "sync\n"
89 "mtspr %1, %0\n"
90 "mfspr %0, %1\n"
91 "mfspr %0, %1\n"
92 "mfspr %0, %1\n"
93 "mfspr %0, %1\n"
94 "mfspr %0, %1\n"
95 "mfspr %0, %1\n"
Paul Mackerrasb5bbeb22005-10-10 14:01:07 +100096 "isync" : "=&r" (hid0) : "i" (SPRN_HID0), "0" (hid0):
Michael Ellerman180a3362005-08-09 11:13:36 +100097 "memory");
98}
David Gibsonf7f6f4f2005-10-19 14:53:32 +100099#endif /* CONFIG_PPC64 */