blob: 6402a08c0e650ab3245cd271d1259671d280243d [file] [log] [blame]
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +00001/*
2 * Common library for ADIS16XXX devices
3 *
4 * Copyright 2012 Analog Devices Inc.
5 * Author: Lars-Peter Clausen <lars@metafoo.de>
6 *
7 * Licensed under the GPL-2 or later.
8 */
9
10#ifndef __IIO_ADIS_H__
11#define __IIO_ADIS_H__
12
13#include <linux/spi/spi.h>
14#include <linux/interrupt.h>
15#include <linux/iio/types.h>
16
17#define ADIS_WRITE_REG(reg) (0x80 | (reg))
18#define ADIS_READ_REG(reg) (reg)
19
20/**
21 * struct adis_data - ADIS chip variant specific data
22 * @read_delay: SPI delay for read operations in us
23 * @write_delay: SPI delay for write operations in us
24 * @glob_cmd_reg: Register address of the GLOB_CMD register
25 * @msc_ctrl_reg: Register address of the MSC_CTRL register
26 * @diag_stat_reg: Register address of the DIAG_STAT register
27 * @status_error_msgs: Array of error messgaes
28 * @status_error_mask:
29 */
30struct adis_data {
31 unsigned int read_delay;
32 unsigned int write_delay;
33
34 unsigned int glob_cmd_reg;
35 unsigned int msc_ctrl_reg;
36 unsigned int diag_stat_reg;
37
38 unsigned int self_test_mask;
39 unsigned int startup_delay;
40
41 const char * const *status_error_msgs;
42 unsigned int status_error_mask;
43};
44
45struct adis {
46 struct spi_device *spi;
47 struct iio_trigger *trig;
48
49 const struct adis_data *data;
50
51 struct mutex txrx_lock;
52 struct spi_message msg;
53 struct spi_transfer *xfer;
54 void *buffer;
55
Lars-Peter Clausen57a12282012-11-20 13:36:00 +000056 uint8_t tx[10] ____cacheline_aligned;
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +000057 uint8_t rx[4];
58};
59
60int adis_init(struct adis *adis, struct iio_dev *indio_dev,
61 struct spi_device *spi, const struct adis_data *data);
62int adis_reset(struct adis *adis);
63
Lars-Peter Clausen57a12282012-11-20 13:36:00 +000064int adis_write_reg(struct adis *adis, unsigned int reg,
65 unsigned int val, unsigned int size);
66int adis_read_reg(struct adis *adis, unsigned int reg,
67 unsigned int *val, unsigned int size);
68
69/**
70 * adis_write_reg_8() - Write single byte to a register
71 * @adis: The adis device
72 * @reg: The address of the register to be written
73 * @value: The value to write
74 */
75static inline int adis_write_reg_8(struct adis *adis, unsigned int reg,
76 uint8_t val)
77{
78 return adis_write_reg(adis, reg, val, 1);
79}
80
81/**
82 * adis_write_reg_16() - Write 2 bytes to a pair of registers
83 * @adis: The adis device
84 * @reg: The address of the lower of the two registers
85 * @value: Value to be written
86 */
87static inline int adis_write_reg_16(struct adis *adis, unsigned int reg,
88 uint16_t val)
89{
90 return adis_write_reg(adis, reg, val, 2);
91}
92
93/**
94 * adis_write_reg_32() - write 4 bytes to four registers
95 * @adis: The adis device
96 * @reg: The address of the lower of the four register
97 * @value: Value to be written
98 */
99static inline int adis_write_reg_32(struct adis *adis, unsigned int reg,
100 uint32_t val)
101{
102 return adis_write_reg(adis, reg, val, 4);
103}
104
105/**
106 * adis_read_reg_16() - read 2 bytes from a 16-bit register
107 * @adis: The adis device
108 * @reg: The address of the lower of the two registers
109 * @val: The value read back from the device
110 */
111static inline int adis_read_reg_16(struct adis *adis, unsigned int reg,
112 uint16_t *val)
113{
114 unsigned int tmp;
115 int ret;
116
117 ret = adis_read_reg(adis, reg, &tmp, 2);
118 *val = tmp;
119
120 return ret;
121}
122
123/**
124 * adis_read_reg_32() - read 4 bytes from a 32-bit register
125 * @adis: The adis device
126 * @reg: The address of the lower of the two registers
127 * @val: The value read back from the device
128 */
129static inline int adis_read_reg_32(struct adis *adis, unsigned int reg,
130 uint32_t *val)
131{
132 unsigned int tmp;
133 int ret;
134
135 ret = adis_read_reg(adis, reg, &tmp, 4);
136 *val = tmp;
137
138 return ret;
139}
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000140
141int adis_enable_irq(struct adis *adis, bool enable);
142int adis_check_status(struct adis *adis);
143
144int adis_initial_startup(struct adis *adis);
145
146int adis_single_conversion(struct iio_dev *indio_dev,
147 const struct iio_chan_spec *chan, unsigned int error_mask,
148 int *val);
149
150#define ADIS_VOLTAGE_CHAN(addr, si, chan, name, bits) { \
151 .type = IIO_VOLTAGE, \
152 .indexed = 1, \
153 .channel = (chan), \
154 .extend_name = name, \
155 .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT | \
156 IIO_CHAN_INFO_SCALE_SEPARATE_BIT, \
157 .address = (addr), \
158 .scan_index = (si), \
159 .scan_type = { \
160 .sign = 'u', \
161 .realbits = (bits), \
162 .storagebits = 16, \
Lars-Peter Clausenaacff892012-11-13 13:28:00 +0000163 .endianness = IIO_BE, \
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000164 }, \
165}
166
167#define ADIS_SUPPLY_CHAN(addr, si, bits) \
168 ADIS_VOLTAGE_CHAN(addr, si, 0, "supply", bits)
169
170#define ADIS_AUX_ADC_CHAN(addr, si, bits) \
171 ADIS_VOLTAGE_CHAN(addr, si, 1, NULL, bits)
172
173#define ADIS_TEMP_CHAN(addr, si, bits) { \
174 .type = IIO_TEMP, \
175 .indexed = 1, \
176 .channel = 0, \
177 .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT | \
178 IIO_CHAN_INFO_SCALE_SEPARATE_BIT | \
179 IIO_CHAN_INFO_OFFSET_SEPARATE_BIT, \
180 .address = (addr), \
181 .scan_index = (si), \
182 .scan_type = { \
183 .sign = 'u', \
184 .realbits = (bits), \
185 .storagebits = 16, \
Lars-Peter Clausenaacff892012-11-13 13:28:00 +0000186 .endianness = IIO_BE, \
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000187 }, \
188}
189
190#define ADIS_MOD_CHAN(_type, mod, addr, si, info, bits) { \
191 .type = (_type), \
192 .modified = 1, \
193 .channel2 = IIO_MOD_ ## mod, \
194 .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT | \
195 IIO_CHAN_INFO_SCALE_SHARED_BIT | \
196 info, \
197 .address = (addr), \
198 .scan_index = (si), \
199 .scan_type = { \
200 .sign = 's', \
201 .realbits = (bits), \
202 .storagebits = 16, \
Lars-Peter Clausenaacff892012-11-13 13:28:00 +0000203 .endianness = IIO_BE, \
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000204 }, \
205}
206
207#define ADIS_ACCEL_CHAN(mod, addr, si, info, bits) \
208 ADIS_MOD_CHAN(IIO_ACCEL, mod, addr, si, info, bits)
209
210#define ADIS_GYRO_CHAN(mod, addr, si, info, bits) \
211 ADIS_MOD_CHAN(IIO_ANGL_VEL, mod, addr, si, info, bits)
212
213#define ADIS_INCLI_CHAN(mod, addr, si, info, bits) \
214 ADIS_MOD_CHAN(IIO_INCLI, mod, addr, si, info, bits)
215
216#define ADIS_ROT_CHAN(mod, addr, si, info, bits) \
217 ADIS_MOD_CHAN(IIO_ROT, mod, addr, si, info, bits)
218
219#ifdef CONFIG_IIO_ADIS_LIB_BUFFER
220
221int adis_setup_buffer_and_trigger(struct adis *adis,
222 struct iio_dev *indio_dev, irqreturn_t (*trigger_handler)(int, void *));
223void adis_cleanup_buffer_and_trigger(struct adis *adis,
224 struct iio_dev *indio_dev);
225
226int adis_probe_trigger(struct adis *adis, struct iio_dev *indio_dev);
227void adis_remove_trigger(struct adis *adis);
228
Lars-Peter Clausenaacff892012-11-13 13:28:00 +0000229int adis_update_scan_mode(struct iio_dev *indio_dev,
230 const unsigned long *scan_mask);
231
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000232#else /* CONFIG_IIO_BUFFER */
233
234static inline int adis_setup_buffer_and_trigger(struct adis *adis,
235 struct iio_dev *indio_dev, irqreturn_t (*trigger_handler)(int, void *))
236{
237 return 0;
238}
239
240static inline void adis_cleanup_buffer_and_trigger(struct adis *adis,
241 struct iio_dev *indio_dev)
242{
243}
244
245static inline int adis_probe_trigger(struct adis *adis,
246 struct iio_dev *indio_dev)
247{
248 return 0;
249}
250
251static inline void adis_remove_trigger(struct adis *adis)
252{
253}
254
Lars-Peter Clausenaacff892012-11-13 13:28:00 +0000255#define adis_update_scan_mode NULL
256
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000257#endif /* CONFIG_IIO_BUFFER */
258
Lars-Peter Clausen78026a62012-11-20 13:36:00 +0000259#ifdef CONFIG_DEBUG_FS
260
261int adis_debugfs_reg_access(struct iio_dev *indio_dev,
262 unsigned int reg, unsigned int writeval, unsigned int *readval);
263
264#else
265
266#define adis_debugfs_reg_access NULL
267
268#endif
269
Lars-Peter Clausenccd2b522012-11-13 13:28:00 +0000270#endif