blob: 9e23bd8c9536d9b3d02c14a275efad5111d03f4a [file] [log] [blame]
Thomas Petazzonif3b42b72012-09-13 17:41:48 +02001/*
2 * Device Tree Include file for Marvell Armada XP family SoC
3 *
4 * Copyright (C) 2012 Marvell
5 *
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 *
8 * This file is licensed under the terms of the GNU General Public
9 * License version 2. This program is licensed "as is" without any
10 * warranty of any kind, whether express or implied.
11 *
12 * Contains definitions specific to the Armada XP MV78260 SoC that are not
13 * common to all Armada XP SoCs.
14 */
15
16/include/ "armada-xp.dtsi"
17
18/ {
19 model = "Marvell Armada XP MV78260 SoC";
20 compatible = "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp";
21
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020022 aliases {
23 gpio0 = &gpio0;
24 gpio1 = &gpio1;
25 gpio2 = &gpio2;
26 };
27
Gregory CLEMENT9d202782012-11-17 15:22:24 +010028 cpus {
29 #address-cells = <1>;
30 #size-cells = <0>;
31
32 cpu@0 {
33 device_type = "cpu";
34 compatible = "marvell,sheeva-v7";
35 reg = <0>;
36 clocks = <&cpuclk 0>;
37 };
38
39 cpu@1 {
40 device_type = "cpu";
41 compatible = "marvell,sheeva-v7";
42 reg = <1>;
43 clocks = <&cpuclk 1>;
44 };
45 };
46
Thomas Petazzonif3b42b72012-09-13 17:41:48 +020047 soc {
48 pinctrl {
49 compatible = "marvell,mv78260-pinctrl";
50 reg = <0xd0018000 0x38>;
51 };
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020052
53 gpio0: gpio@d0018100 {
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010054 compatible = "marvell,orion-gpio";
55 reg = <0xd0018100 0x40>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020056 ngpios = <32>;
57 gpio-controller;
58 #gpio-cells = <2>;
59 interrupt-controller;
60 #interrupts-cells = <2>;
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010061 interrupts = <82>, <83>, <84>, <85>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020062 };
63
64 gpio1: gpio@d0018140 {
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010065 compatible = "marvell,orion-gpio";
66 reg = <0xd0018140 0x40>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020067 ngpios = <32>;
68 gpio-controller;
69 #gpio-cells = <2>;
70 interrupt-controller;
71 #interrupts-cells = <2>;
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010072 interrupts = <87>, <88>, <89>, <90>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020073 };
74
75 gpio2: gpio@d0018180 {
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010076 compatible = "marvell,orion-gpio";
77 reg = <0xd0018180 0x40>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020078 ngpios = <3>;
79 gpio-controller;
80 #gpio-cells = <2>;
81 interrupt-controller;
82 #interrupts-cells = <2>;
Thomas Petazzoni5f79c652013-01-07 17:26:58 +010083 interrupts = <91>;
Thomas Petazzoni397d59f2012-09-19 22:53:01 +020084 };
Thomas Petazzoni77916512013-01-06 11:10:41 +010085
86 ethernet@d0034000 {
87 compatible = "marvell,armada-370-neta";
88 reg = <0xd0034000 0x2500>;
89 interrupts = <14>;
90 clocks = <&gateclk 1>;
91 status = "disabled";
92 };
Thomas Petazzonif3b42b72012-09-13 17:41:48 +020093 };
94};