blob: c1ef57edd42db8bcb1abd8ff93c81512d4f9355c [file] [log] [blame]
Mark Browne1a3c742011-05-06 09:45:13 +09001/* linux/arch/arm/mach-s3c64xx/mach-crag6410.c
2 *
3 * Copyright 2011 Wolfson Microelectronics plc
4 * Mark Brown <broonie@opensource.wolfsonmicro.com>
5 *
6 * Copyright 2011 Simtec Electronics
7 * Ben Dooks <ben@simtec.co.uk>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13
14#include <linux/kernel.h>
15#include <linux/list.h>
16#include <linux/serial_core.h>
17#include <linux/platform_device.h>
18#include <linux/fb.h>
19#include <linux/io.h>
20#include <linux/init.h>
21#include <linux/gpio.h>
Mark Brown66211f92011-12-29 18:05:29 +090022#include <linux/leds.h>
Mark Browne1a3c742011-05-06 09:45:13 +090023#include <linux/delay.h>
Mark Brownfb7f60f2011-12-30 13:44:31 +090024#include <linux/mmc/host.h>
Mark Browne1a3c742011-05-06 09:45:13 +090025#include <linux/regulator/machine.h>
Mark Brownae24c262011-06-22 13:08:13 +090026#include <linux/regulator/fixed.h>
Mark Browne1a3c742011-05-06 09:45:13 +090027#include <linux/pwm_backlight.h>
28#include <linux/dm9000.h>
29#include <linux/gpio_keys.h>
30#include <linux/basic_mmio_gpio.h>
31#include <linux/spi/spi.h>
32
33#include <linux/i2c/pca953x.h>
34
35#include <video/platform_lcd.h>
36
37#include <linux/mfd/wm831x/core.h>
38#include <linux/mfd/wm831x/pdata.h>
Mark Brownae24c262011-06-22 13:08:13 +090039#include <linux/mfd/wm831x/irq.h>
Mark Browne1a3c742011-05-06 09:45:13 +090040#include <linux/mfd/wm831x/gpio.h>
41
Mark Brown8504a3c2011-12-02 14:29:07 +090042#include <sound/wm1250-ev1.h>
43
Jamie Iles774b51f2011-11-04 01:10:04 +000044#include <asm/hardware/vic.h>
Mark Browne1a3c742011-05-06 09:45:13 +090045#include <asm/mach/arch.h>
46#include <asm/mach-types.h>
47
48#include <mach/hardware.h>
49#include <mach/map.h>
50
Mark Browne1a3c742011-05-06 09:45:13 +090051#include <mach/regs-sys.h>
52#include <mach/regs-gpio.h>
53#include <mach/regs-modem.h>
Mark Brownd0f0b432011-08-19 22:40:07 +090054#include <mach/crag6410.h>
Mark Browne1a3c742011-05-06 09:45:13 +090055
Mark Browne1a3c742011-05-06 09:45:13 +090056#include <mach/regs-gpio-memport.h>
57
58#include <plat/regs-serial.h>
59#include <plat/regs-fb-v4.h>
60#include <plat/fb.h>
61#include <plat/sdhci.h>
62#include <plat/gpio-cfg.h>
63#include <plat/s3c64xx-spi.h>
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -080064#include <plat/udc-hs.h>
Mark Browne1a3c742011-05-06 09:45:13 +090065
66#include <plat/keypad.h>
67#include <plat/clock.h>
68#include <plat/devs.h>
69#include <plat/cpu.h>
70#include <plat/adc.h>
71#include <plat/iic.h>
72#include <plat/pm.h>
73
Kukjin Kimb024043b2011-12-22 23:27:42 +010074#include "common.h"
75
Mark Browne1a3c742011-05-06 09:45:13 +090076/* serial port setup */
77
78#define UCON (S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK)
79#define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB)
80#define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
81
82static struct s3c2410_uartcfg crag6410_uartcfgs[] __initdata = {
83 [0] = {
Mark Brownae24c262011-06-22 13:08:13 +090084 .hwport = 0,
85 .flags = 0,
86 .ucon = UCON,
87 .ulcon = ULCON,
88 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +090089 },
90 [1] = {
Mark Brownae24c262011-06-22 13:08:13 +090091 .hwport = 1,
92 .flags = 0,
93 .ucon = UCON,
94 .ulcon = ULCON,
95 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +090096 },
97 [2] = {
Mark Brownae24c262011-06-22 13:08:13 +090098 .hwport = 2,
99 .flags = 0,
100 .ucon = UCON,
101 .ulcon = ULCON,
102 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +0900103 },
104 [3] = {
Mark Brownae24c262011-06-22 13:08:13 +0900105 .hwport = 3,
106 .flags = 0,
107 .ucon = UCON,
108 .ulcon = ULCON,
109 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +0900110 },
111};
112
113static struct platform_pwm_backlight_data crag6410_backlight_data = {
114 .pwm_id = 0,
115 .max_brightness = 1000,
116 .dft_brightness = 600,
117 .pwm_period_ns = 100000, /* about 1kHz */
118};
119
120static struct platform_device crag6410_backlight_device = {
121 .name = "pwm-backlight",
122 .id = -1,
123 .dev = {
124 .parent = &s3c_device_timer[0].dev,
125 .platform_data = &crag6410_backlight_data,
126 },
127};
128
129static void crag6410_lcd_power_set(struct plat_lcd_data *pd, unsigned int power)
130{
131 pr_debug("%s: setting power %d\n", __func__, power);
132
133 if (power) {
134 gpio_set_value(S3C64XX_GPB(0), 1);
135 msleep(1);
136 s3c_gpio_cfgpin(S3C64XX_GPF(14), S3C_GPIO_SFN(2));
137 } else {
138 gpio_direction_output(S3C64XX_GPF(14), 0);
139 gpio_set_value(S3C64XX_GPB(0), 0);
140 }
141}
142
143static struct platform_device crag6410_lcd_powerdev = {
144 .name = "platform-lcd",
145 .id = -1,
146 .dev.parent = &s3c_device_fb.dev,
147 .dev.platform_data = &(struct plat_lcd_data) {
148 .set_power = crag6410_lcd_power_set,
149 },
150};
151
152/* 640x480 URT */
153static struct s3c_fb_pd_win crag6410_fb_win0 = {
Mark Browne1a3c742011-05-06 09:45:13 +0900154 .max_bpp = 32,
155 .default_bpp = 16,
Thomas Abraham79d3c412012-03-24 21:58:48 +0530156 .xres = 640,
157 .yres = 480,
Mark Browne1a3c742011-05-06 09:45:13 +0900158 .virtual_y = 480 * 2,
159 .virtual_x = 640,
160};
161
Thomas Abraham79d3c412012-03-24 21:58:48 +0530162static struct fb_videomode crag6410_lcd_timing = {
163 .left_margin = 150,
164 .right_margin = 80,
165 .upper_margin = 40,
166 .lower_margin = 5,
167 .hsync_len = 40,
168 .vsync_len = 5,
169 .xres = 640,
170 .yres = 480,
171};
172
Mark Browne1a3c742011-05-06 09:45:13 +0900173/* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
174static struct s3c_fb_platdata crag6410_lcd_pdata __initdata = {
175 .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
Thomas Abraham79d3c412012-03-24 21:58:48 +0530176 .vtiming = &crag6410_lcd_timing,
Mark Browne1a3c742011-05-06 09:45:13 +0900177 .win[0] = &crag6410_fb_win0,
178 .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
179 .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
180};
181
182/* 2x6 keypad */
183
184static uint32_t crag6410_keymap[] __initdata = {
185 /* KEY(row, col, keycode) */
186 KEY(0, 0, KEY_VOLUMEUP),
187 KEY(0, 1, KEY_HOME),
188 KEY(0, 2, KEY_VOLUMEDOWN),
189 KEY(0, 3, KEY_HELP),
190 KEY(0, 4, KEY_MENU),
191 KEY(0, 5, KEY_MEDIA),
192 KEY(1, 0, 232),
193 KEY(1, 1, KEY_DOWN),
194 KEY(1, 2, KEY_LEFT),
195 KEY(1, 3, KEY_UP),
196 KEY(1, 4, KEY_RIGHT),
197 KEY(1, 5, KEY_CAMERA),
198};
199
200static struct matrix_keymap_data crag6410_keymap_data __initdata = {
201 .keymap = crag6410_keymap,
202 .keymap_size = ARRAY_SIZE(crag6410_keymap),
203};
204
205static struct samsung_keypad_platdata crag6410_keypad_data __initdata = {
206 .keymap_data = &crag6410_keymap_data,
207 .rows = 2,
208 .cols = 6,
209};
210
211static struct gpio_keys_button crag6410_gpio_keys[] = {
212 [0] = {
213 .code = KEY_SUSPEND,
214 .gpio = S3C64XX_GPL(10), /* EINT 18 */
Mark Brownae24c262011-06-22 13:08:13 +0900215 .type = EV_KEY,
Mark Browne1a3c742011-05-06 09:45:13 +0900216 .wakeup = 1,
217 .active_low = 1,
218 },
Mark Brownae24c262011-06-22 13:08:13 +0900219 [1] = {
220 .code = SW_FRONT_PROXIMITY,
221 .gpio = S3C64XX_GPN(11), /* EINT 11 */
222 .type = EV_SW,
223 },
Mark Browne1a3c742011-05-06 09:45:13 +0900224};
225
226static struct gpio_keys_platform_data crag6410_gpio_keydata = {
227 .buttons = crag6410_gpio_keys,
228 .nbuttons = ARRAY_SIZE(crag6410_gpio_keys),
229};
230
231static struct platform_device crag6410_gpio_keydev = {
232 .name = "gpio-keys",
233 .id = 0,
234 .dev.platform_data = &crag6410_gpio_keydata,
235};
236
237static struct resource crag6410_dm9k_resource[] = {
238 [0] = {
239 .start = S3C64XX_PA_XM0CSN5,
240 .end = S3C64XX_PA_XM0CSN5 + 1,
241 .flags = IORESOURCE_MEM,
242 },
243 [1] = {
244 .start = S3C64XX_PA_XM0CSN5 + (1 << 8),
245 .end = S3C64XX_PA_XM0CSN5 + (1 << 8) + 1,
246 .flags = IORESOURCE_MEM,
247 },
248 [2] = {
249 .start = S3C_EINT(17),
250 .end = S3C_EINT(17),
251 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
252 },
253};
254
255static struct dm9000_plat_data mini6410_dm9k_pdata = {
256 .flags = DM9000_PLATF_16BITONLY,
257};
258
259static struct platform_device crag6410_dm9k_device = {
260 .name = "dm9000",
261 .id = -1,
262 .num_resources = ARRAY_SIZE(crag6410_dm9k_resource),
263 .resource = crag6410_dm9k_resource,
264 .dev.platform_data = &mini6410_dm9k_pdata,
265};
266
267static struct resource crag6410_mmgpio_resource[] = {
268 [0] = {
Mark Brown91b60b12011-12-29 18:02:39 +0900269 .name = "dat",
Mark Browne1a3c742011-05-06 09:45:13 +0900270 .start = S3C64XX_PA_XM0CSN4 + 1,
271 .end = S3C64XX_PA_XM0CSN4 + 1,
272 .flags = IORESOURCE_MEM,
273 },
274};
275
276static struct platform_device crag6410_mmgpio = {
277 .name = "basic-mmio-gpio",
278 .id = -1,
279 .resource = crag6410_mmgpio_resource,
280 .num_resources = ARRAY_SIZE(crag6410_mmgpio_resource),
281 .dev.platform_data = &(struct bgpio_pdata) {
Mark Brown91b60b12011-12-29 18:02:39 +0900282 .base = MMGPIO_GPIO_BASE,
Mark Browne1a3c742011-05-06 09:45:13 +0900283 },
284};
285
Mark Brownae24c262011-06-22 13:08:13 +0900286static struct platform_device speyside_device = {
287 .name = "speyside",
288 .id = -1,
289};
290
Mark Brown8c051ab2011-09-05 14:50:02 +0900291static struct platform_device lowland_device = {
292 .name = "lowland",
293 .id = -1,
294};
295
Mark Brown64142612011-11-30 13:30:27 +0000296static struct platform_device tobermory_device = {
297 .name = "tobermory",
Mark Brownae24c262011-06-22 13:08:13 +0900298 .id = -1,
299};
300
Mark Brownc5c32c92011-12-02 14:32:32 +0900301static struct platform_device littlemill_device = {
302 .name = "littlemill",
303 .id = -1,
304};
305
Mark Brownae24c262011-06-22 13:08:13 +0900306static struct regulator_consumer_supply wallvdd_consumers[] = {
Mark Brown554f01f2012-01-27 14:58:46 +0900307 REGULATOR_SUPPLY("SPKVDD", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900308 REGULATOR_SUPPLY("SPKVDD1", "1-001a"),
309 REGULATOR_SUPPLY("SPKVDD2", "1-001a"),
Mark Brown4ed12b52011-08-31 08:03:11 +0900310 REGULATOR_SUPPLY("SPKVDDL", "1-001a"),
311 REGULATOR_SUPPLY("SPKVDDR", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900312};
313
314static struct regulator_init_data wallvdd_data = {
315 .constraints = {
316 .always_on = 1,
317 },
318 .num_consumer_supplies = ARRAY_SIZE(wallvdd_consumers),
319 .consumer_supplies = wallvdd_consumers,
320};
321
322static struct fixed_voltage_config wallvdd_pdata = {
323 .supply_name = "WALLVDD",
324 .microvolts = 5000000,
325 .init_data = &wallvdd_data,
326 .gpio = -EINVAL,
327};
328
329static struct platform_device wallvdd_device = {
330 .name = "reg-fixed-voltage",
331 .id = -1,
332 .dev = {
333 .platform_data = &wallvdd_pdata,
334 },
335};
336
Mark Browne1a3c742011-05-06 09:45:13 +0900337static struct platform_device *crag6410_devices[] __initdata = {
338 &s3c_device_hsmmc0,
Mark Browne1a3c742011-05-06 09:45:13 +0900339 &s3c_device_hsmmc2,
340 &s3c_device_i2c0,
341 &s3c_device_i2c1,
342 &s3c_device_fb,
343 &s3c_device_ohci,
344 &s3c_device_usb_hsotg,
Mark Browne1a3c742011-05-06 09:45:13 +0900345 &s3c_device_timer[0],
346 &s3c64xx_device_iis0,
347 &s3c64xx_device_iis1,
348 &samsung_asoc_dma,
349 &samsung_device_keypad,
350 &crag6410_gpio_keydev,
351 &crag6410_dm9k_device,
352 &s3c64xx_device_spi0,
353 &crag6410_mmgpio,
354 &crag6410_lcd_powerdev,
355 &crag6410_backlight_device,
Mark Brownae24c262011-06-22 13:08:13 +0900356 &speyside_device,
Mark Brown64142612011-11-30 13:30:27 +0000357 &tobermory_device,
Mark Brownc5c32c92011-12-02 14:32:32 +0900358 &littlemill_device,
Mark Brown8c051ab2011-09-05 14:50:02 +0900359 &lowland_device,
Mark Brownae24c262011-06-22 13:08:13 +0900360 &wallvdd_device,
Mark Browne1a3c742011-05-06 09:45:13 +0900361};
362
363static struct pca953x_platform_data crag6410_pca_data = {
364 .gpio_base = PCA935X_GPIO_BASE,
Mark Brown6e11e0b2011-12-30 09:46:40 +0900365 .irq_base = -1,
Mark Browne1a3c742011-05-06 09:45:13 +0900366};
367
Mark Brown986afc92011-08-12 18:08:17 +0900368/* VDDARM is controlled by DVS1 connected to GPK(0) */
369static struct wm831x_buckv_pdata vddarm_pdata = {
370 .dvs_control_src = 1,
371 .dvs_gpio = S3C64XX_GPK(0),
372};
373
Mark Browne1a3c742011-05-06 09:45:13 +0900374static struct regulator_consumer_supply vddarm_consumers[] __initdata = {
375 REGULATOR_SUPPLY("vddarm", NULL),
376};
377
378static struct regulator_init_data vddarm __initdata = {
379 .constraints = {
380 .name = "VDDARM",
381 .min_uV = 1000000,
382 .max_uV = 1300000,
383 .always_on = 1,
384 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
385 },
386 .num_consumer_supplies = ARRAY_SIZE(vddarm_consumers),
387 .consumer_supplies = vddarm_consumers,
Mark Brown35127292011-06-22 13:08:17 +0900388 .supply_regulator = "WALLVDD",
Mark Brown986afc92011-08-12 18:08:17 +0900389 .driver_data = &vddarm_pdata,
Mark Browne1a3c742011-05-06 09:45:13 +0900390};
391
Mark Brown39cb2632011-12-08 10:52:19 +0900392static struct regulator_consumer_supply vddint_consumers[] __initdata = {
393 REGULATOR_SUPPLY("vddint", NULL),
394};
395
Mark Browne1a3c742011-05-06 09:45:13 +0900396static struct regulator_init_data vddint __initdata = {
397 .constraints = {
398 .name = "VDDINT",
399 .min_uV = 1000000,
400 .max_uV = 1200000,
401 .always_on = 1,
402 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
403 },
Mark Brown39cb2632011-12-08 10:52:19 +0900404 .num_consumer_supplies = ARRAY_SIZE(vddint_consumers),
405 .consumer_supplies = vddint_consumers,
406 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900407};
408
409static struct regulator_init_data vddmem __initdata = {
410 .constraints = {
411 .name = "VDDMEM",
412 .always_on = 1,
413 },
414};
415
416static struct regulator_init_data vddsys __initdata = {
417 .constraints = {
418 .name = "VDDSYS,VDDEXT,VDDPCM,VDDSS",
419 .always_on = 1,
420 },
421};
422
423static struct regulator_consumer_supply vddmmc_consumers[] __initdata = {
424 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
425 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.1"),
426 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.2"),
427};
428
429static struct regulator_init_data vddmmc __initdata = {
430 .constraints = {
431 .name = "VDDMMC,UH",
432 .always_on = 1,
433 },
434 .num_consumer_supplies = ARRAY_SIZE(vddmmc_consumers),
435 .consumer_supplies = vddmmc_consumers,
Mark Brown35127292011-06-22 13:08:17 +0900436 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900437};
438
439static struct regulator_init_data vddotgi __initdata = {
440 .constraints = {
441 .name = "VDDOTGi",
442 .always_on = 1,
443 },
Mark Brown35127292011-06-22 13:08:17 +0900444 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900445};
446
447static struct regulator_init_data vddotg __initdata = {
448 .constraints = {
449 .name = "VDDOTG",
450 .always_on = 1,
451 },
Mark Brown35127292011-06-22 13:08:17 +0900452 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900453};
454
455static struct regulator_init_data vddhi __initdata = {
456 .constraints = {
457 .name = "VDDHI",
458 .always_on = 1,
459 },
Mark Brown35127292011-06-22 13:08:17 +0900460 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900461};
462
463static struct regulator_init_data vddadc __initdata = {
464 .constraints = {
465 .name = "VDDADC,VDDDAC",
466 .always_on = 1,
467 },
Mark Brown35127292011-06-22 13:08:17 +0900468 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900469};
470
471static struct regulator_init_data vddmem0 __initdata = {
472 .constraints = {
473 .name = "VDDMEM0",
474 .always_on = 1,
475 },
Mark Brown35127292011-06-22 13:08:17 +0900476 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900477};
478
479static struct regulator_init_data vddpll __initdata = {
480 .constraints = {
481 .name = "VDDPLL",
482 .always_on = 1,
483 },
Mark Brown35127292011-06-22 13:08:17 +0900484 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900485};
486
487static struct regulator_init_data vddlcd __initdata = {
488 .constraints = {
489 .name = "VDDLCD",
490 .always_on = 1,
491 },
Mark Brown35127292011-06-22 13:08:17 +0900492 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900493};
494
495static struct regulator_init_data vddalive __initdata = {
496 .constraints = {
497 .name = "VDDALIVE",
498 .always_on = 1,
499 },
Mark Brown35127292011-06-22 13:08:17 +0900500 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900501};
502
Mark Brown89e1c3d2011-07-21 01:26:24 +0900503static struct wm831x_backup_pdata banff_backup_pdata __initdata = {
504 .charger_enable = 1,
505 .vlim = 2500, /* mV */
506 .ilim = 200, /* uA */
507};
508
Mark Browne1a3c742011-05-06 09:45:13 +0900509static struct wm831x_status_pdata banff_red_led __initdata = {
510 .name = "banff:red:",
511 .default_src = WM831X_STATUS_MANUAL,
512};
513
514static struct wm831x_status_pdata banff_green_led __initdata = {
515 .name = "banff:green:",
516 .default_src = WM831X_STATUS_MANUAL,
517};
518
519static struct wm831x_touch_pdata touch_pdata __initdata = {
520 .data_irq = S3C_EINT(26),
Mark Brownae24c262011-06-22 13:08:13 +0900521 .pd_irq = S3C_EINT(27),
Mark Browne1a3c742011-05-06 09:45:13 +0900522};
523
Mark Browne1a3c742011-05-06 09:45:13 +0900524static struct wm831x_pdata crag_pmic_pdata __initdata = {
Mark Brownae24c262011-06-22 13:08:13 +0900525 .wm831x_num = 1,
Mark Browne1a3c742011-05-06 09:45:13 +0900526 .irq_base = BANFF_PMIC_IRQ_BASE,
Mark Brownaaed44e2011-11-03 16:28:15 +0900527 .gpio_base = BANFF_PMIC_GPIO_BASE,
Mark Browndcf35802011-12-02 14:29:07 +0900528 .soft_shutdown = true,
Mark Browne1a3c742011-05-06 09:45:13 +0900529
Mark Brown89e1c3d2011-07-21 01:26:24 +0900530 .backup = &banff_backup_pdata,
531
Mark Brownae24c262011-06-22 13:08:13 +0900532 .gpio_defaults = {
Mark Brown986afc92011-08-12 18:08:17 +0900533 /* GPIO5: DVS1_REQ - CMOS, DBVDD, active high */
534 [4] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA | 0x8,
Mark Brownae24c262011-06-22 13:08:13 +0900535 /* GPIO11: Touchscreen data - CMOS, DBVDD, active high*/
536 [10] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x6,
537 /* GPIO12: Touchscreen pen down - CMOS, DBVDD, active high*/
538 [11] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x7,
539 },
540
Mark Browne1a3c742011-05-06 09:45:13 +0900541 .dcdc = {
542 &vddarm, /* DCDC1 */
543 &vddint, /* DCDC2 */
544 &vddmem, /* DCDC3 */
545 },
546
547 .ldo = {
548 &vddsys, /* LDO1 */
549 &vddmmc, /* LDO2 */
550 NULL, /* LDO3 */
551 &vddotgi, /* LDO4 */
552 &vddotg, /* LDO5 */
553 &vddhi, /* LDO6 */
554 &vddadc, /* LDO7 */
555 &vddmem0, /* LDO8 */
556 &vddpll, /* LDO9 */
557 &vddlcd, /* LDO10 */
558 &vddalive, /* LDO11 */
559 },
560
561 .status = {
562 &banff_green_led,
563 &banff_red_led,
564 },
565
566 .touch = &touch_pdata,
567};
568
569static struct i2c_board_info i2c_devs0[] __initdata = {
570 { I2C_BOARD_INFO("24c08", 0x50), },
571 { I2C_BOARD_INFO("tca6408", 0x20),
572 .platform_data = &crag6410_pca_data,
573 },
574 { I2C_BOARD_INFO("wm8312", 0x34),
575 .platform_data = &crag_pmic_pdata,
576 .irq = S3C_EINT(23),
577 },
578};
579
580static struct s3c2410_platform_i2c i2c0_pdata = {
581 .frequency = 400000,
582};
583
Mark Browncda23492012-01-12 11:04:56 +0900584static struct regulator_consumer_supply pvdd_1v2_consumers[] __initdata = {
585 REGULATOR_SUPPLY("DCVDD", "spi0.0"),
586 REGULATOR_SUPPLY("AVDD", "spi0.0"),
587};
588
Mark Brownae24c262011-06-22 13:08:13 +0900589static struct regulator_init_data pvdd_1v2 __initdata = {
590 .constraints = {
591 .name = "PVDD_1V2",
Mark Browncda23492012-01-12 11:04:56 +0900592 .valid_ops_mask = REGULATOR_CHANGE_STATUS,
Mark Brownae24c262011-06-22 13:08:13 +0900593 },
Mark Browncda23492012-01-12 11:04:56 +0900594
595 .consumer_supplies = pvdd_1v2_consumers,
596 .num_consumer_supplies = ARRAY_SIZE(pvdd_1v2_consumers),
Mark Brownae24c262011-06-22 13:08:13 +0900597};
598
599static struct regulator_consumer_supply pvdd_1v8_consumers[] __initdata = {
Mark Brownd5160ec2011-09-26 13:18:28 +0900600 REGULATOR_SUPPLY("LDOVDD", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900601 REGULATOR_SUPPLY("PLLVDD", "1-001a"),
602 REGULATOR_SUPPLY("DBVDD", "1-001a"),
Mark Brown4ed12b52011-08-31 08:03:11 +0900603 REGULATOR_SUPPLY("DBVDD1", "1-001a"),
604 REGULATOR_SUPPLY("DBVDD2", "1-001a"),
605 REGULATOR_SUPPLY("DBVDD3", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900606 REGULATOR_SUPPLY("CPVDD", "1-001a"),
607 REGULATOR_SUPPLY("AVDD2", "1-001a"),
608 REGULATOR_SUPPLY("DCVDD", "1-001a"),
609 REGULATOR_SUPPLY("AVDD", "1-001a"),
Mark Browncda23492012-01-12 11:04:56 +0900610 REGULATOR_SUPPLY("DBVDD", "spi0.0"),
Mark Brownae24c262011-06-22 13:08:13 +0900611};
612
613static struct regulator_init_data pvdd_1v8 __initdata = {
614 .constraints = {
615 .name = "PVDD_1V8",
616 .always_on = 1,
617 },
618
619 .consumer_supplies = pvdd_1v8_consumers,
620 .num_consumer_supplies = ARRAY_SIZE(pvdd_1v8_consumers),
621};
622
623static struct regulator_consumer_supply pvdd_3v3_consumers[] __initdata = {
624 REGULATOR_SUPPLY("MICVDD", "1-001a"),
625 REGULATOR_SUPPLY("AVDD1", "1-001a"),
626};
627
628static struct regulator_init_data pvdd_3v3 __initdata = {
629 .constraints = {
630 .name = "PVDD_3V3",
631 .always_on = 1,
632 },
633
634 .consumer_supplies = pvdd_3v3_consumers,
635 .num_consumer_supplies = ARRAY_SIZE(pvdd_3v3_consumers),
636};
637
638static struct wm831x_pdata glenfarclas_pmic_pdata __initdata = {
639 .wm831x_num = 2,
640 .irq_base = GLENFARCLAS_PMIC_IRQ_BASE,
641 .gpio_base = GLENFARCLAS_PMIC_GPIO_BASE,
Mark Browndcf35802011-12-02 14:29:07 +0900642 .soft_shutdown = true,
Mark Brownae24c262011-06-22 13:08:13 +0900643
644 .gpio_defaults = {
645 /* GPIO1-3: IRQ inputs, rising edge triggered, CMOS */
646 [0] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
647 [1] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
648 [2] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
649 },
650
651 .dcdc = {
652 &pvdd_1v2, /* DCDC1 */
653 &pvdd_1v8, /* DCDC2 */
654 &pvdd_3v3, /* DCDC3 */
655 },
656
657 .disable_touch = true,
658};
659
Mark Brown8504a3c2011-12-02 14:29:07 +0900660static struct wm1250_ev1_pdata wm1250_ev1_pdata = {
661 .gpios = {
662 [WM1250_EV1_GPIO_CLK_ENA] = S3C64XX_GPN(12),
663 [WM1250_EV1_GPIO_CLK_SEL0] = S3C64XX_GPL(12),
664 [WM1250_EV1_GPIO_CLK_SEL1] = S3C64XX_GPL(13),
665 [WM1250_EV1_GPIO_OSR] = S3C64XX_GPL(14),
666 [WM1250_EV1_GPIO_MASTER] = S3C64XX_GPL(8),
667 },
668};
669
Mark Browne1a3c742011-05-06 09:45:13 +0900670static struct i2c_board_info i2c_devs1[] __initdata = {
671 { I2C_BOARD_INFO("wm8311", 0x34),
Mark Brownae24c262011-06-22 13:08:13 +0900672 .irq = S3C_EINT(0),
673 .platform_data = &glenfarclas_pmic_pdata },
674
Mark Brownd0f0b432011-08-19 22:40:07 +0900675 { I2C_BOARD_INFO("wlf-gf-module", 0x24) },
676 { I2C_BOARD_INFO("wlf-gf-module", 0x25) },
677 { I2C_BOARD_INFO("wlf-gf-module", 0x26) },
678
Mark Brown8504a3c2011-12-02 14:29:07 +0900679 { I2C_BOARD_INFO("wm1250-ev1", 0x27),
680 .platform_data = &wm1250_ev1_pdata },
Mark Browne1a3c742011-05-06 09:45:13 +0900681};
682
Mark Brown8351c7a2011-12-02 14:29:07 +0900683static struct s3c2410_platform_i2c i2c1_pdata = {
684 .frequency = 400000,
685 .bus_num = 1,
Mark Browne1a3c742011-05-06 09:45:13 +0900686};
687
688static void __init crag6410_map_io(void)
689{
690 s3c64xx_init_io(NULL, 0);
691 s3c24xx_init_clocks(12000000);
692 s3c24xx_init_uarts(crag6410_uartcfgs, ARRAY_SIZE(crag6410_uartcfgs));
693
694 /* LCD type and Bypass set by bootloader */
695}
696
697static struct s3c_sdhci_platdata crag6410_hsmmc2_pdata = {
698 .max_width = 4,
699 .cd_type = S3C_SDHCI_CD_PERMANENT,
Mark Browna9294cd2011-12-30 13:44:36 +0900700 .host_caps = MMC_CAP_POWER_OFF_CARD,
Mark Browne1a3c742011-05-06 09:45:13 +0900701};
702
Mark Browne1a3c742011-05-06 09:45:13 +0900703static void crag6410_cfg_sdhci0(struct platform_device *dev, int width)
704{
705 /* Set all the necessary GPG pins to special-function 2 */
706 s3c_gpio_cfgrange_nopull(S3C64XX_GPG(0), 2 + width, S3C_GPIO_SFN(2));
707
708 /* force card-detected for prototype 0 */
709 s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_DOWN);
710}
711
712static struct s3c_sdhci_platdata crag6410_hsmmc0_pdata = {
713 .max_width = 4,
714 .cd_type = S3C_SDHCI_CD_INTERNAL,
715 .cfg_gpio = crag6410_cfg_sdhci0,
Mark Brownfb7f60f2011-12-30 13:44:31 +0900716 .host_caps = MMC_CAP_POWER_OFF_CARD,
Mark Browne1a3c742011-05-06 09:45:13 +0900717};
718
Mark Brown66211f92011-12-29 18:05:29 +0900719static const struct gpio_led gpio_leds[] = {
720 {
721 .name = "d13:green:",
722 .gpio = MMGPIO_GPIO_BASE + 0,
723 .default_state = LEDS_GPIO_DEFSTATE_ON,
724 },
725 {
726 .name = "d14:green:",
727 .gpio = MMGPIO_GPIO_BASE + 1,
728 .default_state = LEDS_GPIO_DEFSTATE_ON,
729 },
730 {
731 .name = "d15:green:",
732 .gpio = MMGPIO_GPIO_BASE + 2,
733 .default_state = LEDS_GPIO_DEFSTATE_ON,
734 },
735 {
736 .name = "d16:green:",
737 .gpio = MMGPIO_GPIO_BASE + 3,
738 .default_state = LEDS_GPIO_DEFSTATE_ON,
739 },
740 {
741 .name = "d17:green:",
742 .gpio = MMGPIO_GPIO_BASE + 4,
743 .default_state = LEDS_GPIO_DEFSTATE_ON,
744 },
745 {
746 .name = "d18:green:",
747 .gpio = MMGPIO_GPIO_BASE + 5,
748 .default_state = LEDS_GPIO_DEFSTATE_ON,
749 },
750 {
751 .name = "d19:green:",
752 .gpio = MMGPIO_GPIO_BASE + 6,
753 .default_state = LEDS_GPIO_DEFSTATE_ON,
754 },
755 {
756 .name = "d20:green:",
757 .gpio = MMGPIO_GPIO_BASE + 7,
758 .default_state = LEDS_GPIO_DEFSTATE_ON,
759 },
760};
761
762static const struct gpio_led_platform_data gpio_leds_pdata = {
763 .leds = gpio_leds,
764 .num_leds = ARRAY_SIZE(gpio_leds),
Mark Browne1a3c742011-05-06 09:45:13 +0900765};
766
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -0800767static struct s3c_hsotg_plat crag6410_hsotg_pdata;
768
Mark Browne1a3c742011-05-06 09:45:13 +0900769static void __init crag6410_machine_init(void)
770{
771 /* Open drain IRQs need pullups */
772 s3c_gpio_setpull(S3C64XX_GPM(0), S3C_GPIO_PULL_UP);
773 s3c_gpio_setpull(S3C64XX_GPN(0), S3C_GPIO_PULL_UP);
774
775 gpio_request(S3C64XX_GPB(0), "LCD power");
776 gpio_direction_output(S3C64XX_GPB(0), 0);
777
778 gpio_request(S3C64XX_GPF(14), "LCD PWM");
779 gpio_direction_output(S3C64XX_GPF(14), 0); /* turn off */
780
781 gpio_request(S3C64XX_GPB(1), "SD power");
782 gpio_direction_output(S3C64XX_GPB(1), 0);
783
784 gpio_request(S3C64XX_GPF(10), "nRESETSEL");
785 gpio_direction_output(S3C64XX_GPF(10), 1);
786
787 s3c_sdhci0_set_platdata(&crag6410_hsmmc0_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900788 s3c_sdhci2_set_platdata(&crag6410_hsmmc2_pdata);
789
790 s3c_i2c0_set_platdata(&i2c0_pdata);
Mark Brown8351c7a2011-12-02 14:29:07 +0900791 s3c_i2c1_set_platdata(&i2c1_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900792 s3c_fb_set_platdata(&crag6410_lcd_pdata);
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -0800793 s3c_hsotg_set_platdata(&crag6410_hsotg_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900794
795 i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
796 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
797
798 samsung_keypad_set_platdata(&crag6410_keypad_data);
Mark Brown6f042472012-03-07 04:27:50 -0800799 s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1);
Mark Browne1a3c742011-05-06 09:45:13 +0900800
801 platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices));
802
Mark Brown66211f92011-12-29 18:05:29 +0900803 gpio_led_register_device(-1, &gpio_leds_pdata);
804
Mark Brownae24c262011-06-22 13:08:13 +0900805 regulator_has_full_constraints();
806
Mark Brownc656c302011-12-08 23:27:48 +0100807 s3c64xx_pm_init();
Mark Browne1a3c742011-05-06 09:45:13 +0900808}
809
810MACHINE_START(WLF_CRAGG_6410, "Wolfson Cragganmore 6410")
811 /* Maintainer: Mark Brown <broonie@opensource.wolfsonmicro.com> */
Nicolas Pitre170a5902011-07-05 22:38:17 -0400812 .atag_offset = 0x100,
Mark Browne1a3c742011-05-06 09:45:13 +0900813 .init_irq = s3c6410_init_irq,
Jamie Iles774b51f2011-11-04 01:10:04 +0000814 .handle_irq = vic_handle_irq,
Mark Browne1a3c742011-05-06 09:45:13 +0900815 .map_io = crag6410_map_io,
816 .init_machine = crag6410_machine_init,
817 .timer = &s3c24xx_timer,
Kukjin Kimff84ded2012-01-03 14:03:30 +0100818 .restart = s3c64xx_restart,
Mark Browne1a3c742011-05-06 09:45:13 +0900819MACHINE_END