blob: cfdf429578b59dfc39e28a5f71309a9d59f3ef41 [file] [log] [blame]
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +02001/*
2 * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
3 * applies to AT91SAM9G45, AT91SAM9M10,
4 * AT91SAM9G46, AT91SAM9M11 SoC
5 *
6 * Copyright (C) 2011 Atmel,
7 * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>
8 *
9 * Licensed under GPLv2 or later.
10 */
11
12/include/ "skeleton.dtsi"
13
14/ {
15 model = "Atmel AT91SAM9G45 family SoC";
16 compatible = "atmel,at91sam9g45";
17 interrupt-parent = <&aic>;
18
19 aliases {
20 serial0 = &dbgu;
21 serial1 = &usart0;
22 serial2 = &usart1;
23 serial3 = &usart2;
24 serial4 = &usart3;
Nicolas Ferre21f81872012-02-11 15:41:40 +010025 gpio0 = &pioA;
26 gpio1 = &pioB;
27 gpio2 = &pioC;
28 gpio3 = &pioD;
29 gpio4 = &pioE;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010030 tcb0 = &tcb0;
31 tcb1 = &tcb1;
Ludovic Desroches05dcd362012-09-12 08:42:16 +020032 i2c0 = &i2c0;
33 i2c1 = &i2c1;
Bo Shen099343c2012-11-07 11:41:41 +080034 ssc0 = &ssc0;
35 ssc1 = &ssc1;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020036 };
37 cpus {
38 cpu@0 {
39 compatible = "arm,arm926ejs";
40 };
41 };
42
Ludovic Desrochesdcce6ce2012-04-02 20:44:20 +020043 memory {
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020044 reg = <0x70000000 0x10000000>;
45 };
46
47 ahb {
48 compatible = "simple-bus";
49 #address-cells = <1>;
50 #size-cells = <1>;
51 ranges;
52
53 apb {
54 compatible = "simple-bus";
55 #address-cells = <1>;
56 #size-cells = <1>;
57 ranges;
58
59 aic: interrupt-controller@fffff000 {
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020060 #interrupt-cells = <3>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020061 compatible = "atmel,at91rm9200-aic";
62 interrupt-controller;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020063 reg = <0xfffff000 0x200>;
Jean-Christophe PLAGNIOL-VILLARDc6573942012-04-09 19:36:36 +080064 atmel,external-irqs = <31>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +020065 };
66
Jean-Christophe PLAGNIOL-VILLARDa7776ec2012-03-02 20:54:37 +080067 ramc0: ramc@ffffe400 {
68 compatible = "atmel,at91sam9g45-ddramc";
69 reg = <0xffffe400 0x200
70 0xffffe600 0x200>;
71 };
72
Jean-Christophe PLAGNIOL-VILLARDeb5e76f2012-03-02 20:44:23 +080073 pmc: pmc@fffffc00 {
74 compatible = "atmel,at91rm9200-pmc";
75 reg = <0xfffffc00 0x100>;
76 };
77
Jean-Christophe PLAGNIOL-VILLARDc8082d32012-03-03 03:16:27 +080078 rstc@fffffd00 {
79 compatible = "atmel,at91sam9g45-rstc";
80 reg = <0xfffffd00 0x10>;
81 };
82
Jean-Christophe PLAGNIOL-VILLARD23fa6482012-02-27 11:19:34 +010083 pit: timer@fffffd30 {
84 compatible = "atmel,at91sam9260-pit";
85 reg = <0xfffffd30 0xf>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020086 interrupts = <1 4 7>;
Jean-Christophe PLAGNIOL-VILLARD23fa6482012-02-27 11:19:34 +010087 };
88
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010089
Jean-Christophe PLAGNIOL-VILLARD82015c42012-03-02 21:01:00 +080090 shdwc@fffffd10 {
91 compatible = "atmel,at91sam9rl-shdwc";
92 reg = <0xfffffd10 0x10>;
93 };
94
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010095 tcb0: timer@fff7c000 {
96 compatible = "atmel,at91rm9200-tcb";
97 reg = <0xfff7c000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +020098 interrupts = <18 4 0>;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +010099 };
100
101 tcb1: timer@fffd4000 {
102 compatible = "atmel,at91rm9200-tcb";
103 reg = <0xfffd4000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200104 interrupts = <18 4 0>;
Nicolas Ferre3a61a5d2012-01-19 10:13:40 +0100105 };
106
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200107 dma: dma-controller@ffffec00 {
108 compatible = "atmel,at91sam9g45-dma";
109 reg = <0xffffec00 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200110 interrupts = <21 4 0>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200111 };
112
Jean-Christophe PLAGNIOL-VILLARDe4541ff2012-07-04 17:20:46 +0800113 pinctrl@fffff200 {
114 #address-cells = <1>;
115 #size-cells = <1>;
116 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
117 ranges = <0xfffff200 0xfffff200 0xa00>;
Nicolas Ferre21f81872012-02-11 15:41:40 +0100118
Jean-Christophe PLAGNIOL-VILLARD5314ec82012-07-05 16:56:09 +0800119 atmel,mux-mask = <
120 /* A B */
121 0xffffffff 0xffc003ff /* pioA */
122 0xffffffff 0x800f8f00 /* pioB */
123 0xffffffff 0x00000e00 /* pioC */
124 0xffffffff 0xff0c1381 /* pioD */
125 0xffffffff 0x81ffff81 /* pioE */
126 >;
127
128 /* shared pinctrl settings */
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800129 dbgu {
130 pinctrl_dbgu: dbgu-0 {
131 atmel,pins =
132 <1 12 0x1 0x0 /* PB12 periph A */
133 1 13 0x1 0x0>; /* PB13 periph A */
134 };
135 };
136
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800137 usart0 {
138 pinctrl_usart0: usart0-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800139 atmel,pins =
140 <1 19 0x1 0x1 /* PB19 periph A with pullup */
141 1 18 0x1 0x0>; /* PB18 periph A */
142 };
143
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800144 pinctrl_usart0_rts: usart0_rts-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800145 atmel,pins =
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800146 <1 17 0x2 0x0>; /* PB17 periph B */
147 };
148
149 pinctrl_usart0_cts: usart0_cts-0 {
150 atmel,pins =
151 <1 15 0x2 0x0>; /* PB15 periph B */
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800152 };
153 };
154
155 uart1 {
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800156 pinctrl_usart1: usart1-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800157 atmel,pins =
158 <1 4 0x1 0x1 /* PB4 periph A with pullup */
159 1 5 0x1 0x0>; /* PB5 periph A */
160 };
161
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800162 pinctrl_usart1_rts: usart1_rts-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800163 atmel,pins =
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800164 <3 16 0x1 0x0>; /* PD16 periph A */
165 };
166
167 pinctrl_usart1_cts: usart1_cts-0 {
168 atmel,pins =
169 <3 17 0x1 0x0>; /* PD17 periph A */
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800170 };
171 };
172
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800173 usart2 {
174 pinctrl_usart2: usart2-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800175 atmel,pins =
176 <1 6 0x1 0x1 /* PB6 periph A with pullup */
177 1 7 0x1 0x0>; /* PB7 periph A */
178 };
179
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800180 pinctrl_usart2_rts: usart2_rts-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800181 atmel,pins =
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800182 <2 9 0x2 0x0>; /* PC9 periph B */
183 };
184
185 pinctrl_usart2_cts: usart2_cts-0 {
186 atmel,pins =
187 <2 11 0x2 0x0>; /* PC11 periph B */
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800188 };
189 };
190
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800191 usart3 {
192 pinctrl_usart3: usart3-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800193 atmel,pins =
194 <1 8 0x1 0x1 /* PB9 periph A with pullup */
195 1 9 0x1 0x0>; /* PB8 periph A */
196 };
197
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800198 pinctrl_usart3_rts: usart3_rts-0 {
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800199 atmel,pins =
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +0800200 <0 23 0x2 0x0>; /* PA23 periph B */
201 };
202
203 pinctrl_usart3_cts: usart3_cts-0 {
204 atmel,pins =
205 <0 24 0x2 0x0>; /* PA24 periph B */
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800206 };
207 };
Jean-Christophe PLAGNIOL-VILLARD5314ec82012-07-05 16:56:09 +0800208
Jean-Christophe PLAGNIOL-VILLARD7a38d452012-07-12 23:36:52 +0800209 nand {
210 pinctrl_nand: nand-0 {
211 atmel,pins =
212 <2 8 0x0 0x1 /* PC8 gpio RDY pin pull_up*/
213 2 14 0x0 0x1>; /* PC14 gpio enable pin pull_up */
214 };
215 };
216
Jean-Christophe PLAGNIOL-VILLARDd9b4fe82012-10-23 10:19:11 +0800217 macb {
218 pinctrl_macb_rmii: macb_rmii-0 {
219 atmel,pins =
220 <0 10 0x1 0x0 /* PA10 periph A */
221 0 11 0x1 0x0 /* PA11 periph A */
222 0 12 0x1 0x0 /* PA12 periph A */
223 0 13 0x1 0x0 /* PA13 periph A */
224 0 14 0x1 0x0 /* PA14 periph A */
225 0 15 0x1 0x0 /* PA15 periph A */
226 0 16 0x1 0x0 /* PA16 periph A */
227 0 17 0x1 0x0 /* PA17 periph A */
228 0 18 0x1 0x0 /* PA18 periph A */
229 0 19 0x1 0x0>; /* PA19 periph A */
230 };
231
232 pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
233 atmel,pins =
234 <0 6 0x2 0x0 /* PA6 periph B */
235 0 7 0x2 0x0 /* PA7 periph B */
236 0 8 0x2 0x0 /* PA8 periph B */
237 0 9 0x2 0x0 /* PA9 periph B */
238 0 27 0x2 0x0 /* PA27 periph B */
239 0 28 0x2 0x0 /* PA28 periph B */
240 0 29 0x2 0x0 /* PA29 periph B */
241 0 30 0x2 0x0>; /* PA30 periph B */
242 };
243 };
244
Jean-Christophe PLAGNIOL-VILLARDd4fe9ac2012-11-16 08:24:17 +0800245 mmc0 {
246 pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
247 atmel,pins =
248 <0 0 0x1 0x0 /* PA0 periph A */
249 0 1 0x1 0x1 /* PA1 periph A with pullup */
250 0 2 0x1 0x1>; /* PA2 periph A with pullup */
251 };
252
253 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
254 atmel,pins =
255 <0 3 0x1 0x1 /* PA3 periph A with pullup */
256 0 4 0x1 0x1 /* PA4 periph A with pullup */
257 0 5 0x1 0x1>; /* PA5 periph A with pullup */
258 };
259
260 pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
261 atmel,pins =
262 <0 6 0x1 0x1 /* PA6 periph A with pullup */
263 0 7 0x1 0x1 /* PA7 periph A with pullup */
264 0 8 0x1 0x1 /* PA8 periph A with pullup */
265 0 9 0x1 0x1>; /* PA9 periph A with pullup */
266 };
267 };
268
269 mmc1 {
270 pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
271 atmel,pins =
272 <0 31 0x1 0x0 /* PA31 periph A */
273 0 22 0x1 0x1 /* PA22 periph A with pullup */
274 0 23 0x1 0x1>; /* PA23 periph A with pullup */
275 };
276
277 pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
278 atmel,pins =
279 <0 24 0x1 0x1 /* PA24 periph A with pullup */
280 0 25 0x1 0x1 /* PA25 periph A with pullup */
281 0 26 0x1 0x1>; /* PA26 periph A with pullup */
282 };
283
284 pinctrl_mmc1_slot0_dat4_7: mmc1_slot0_dat4_7-0 {
285 atmel,pins =
286 <0 27 0x1 0x1 /* PA27 periph A with pullup */
287 0 28 0x1 0x1 /* PA28 periph A with pullup */
288 0 29 0x1 0x1 /* PA29 periph A with pullup */
289 0 20 0x1 0x1>; /* PA30 periph A with pullup */
290 };
291 };
292
Bo Shen544ae6b2013-01-11 15:08:30 +0100293 ssc0 {
294 pinctrl_ssc0_tx: ssc0_tx-0 {
295 atmel,pins =
296 <3 0 0x1 0x0 /* PD0 periph A */
297 3 1 0x1 0x0 /* PD1 periph A */
298 3 2 0x1 0x0>; /* PD2 periph A */
299 };
300
301 pinctrl_ssc0_rx: ssc0_rx-0 {
302 atmel,pins =
303 <3 3 0x1 0x0 /* PD3 periph A */
304 3 4 0x1 0x0 /* PD4 periph A */
305 3 5 0x1 0x0>; /* PD5 periph A */
306 };
307 };
308
309 ssc1 {
310 pinctrl_ssc1_tx: ssc1_tx-0 {
311 atmel,pins =
312 <3 10 0x1 0x0 /* PD10 periph A */
313 3 11 0x1 0x0 /* PD11 periph A */
314 3 12 0x1 0x0>; /* PD12 periph A */
315 };
316
317 pinctrl_ssc1_rx: ssc1_rx-0 {
318 atmel,pins =
319 <3 13 0x1 0x0 /* PD13 periph A */
320 3 14 0x1 0x0 /* PD14 periph A */
321 3 15 0x1 0x0>; /* PD15 periph A */
322 };
323 };
324
Wenyou Yanga68b7282013-04-03 14:03:52 +0800325 spi0 {
326 pinctrl_spi0: spi0-0 {
327 atmel,pins =
328 <1 0 0x1 0x0 /* PB0 periph A SPI0_MISO pin */
329 1 1 0x1 0x0 /* PB1 periph A SPI0_MOSI pin */
330 1 2 0x1 0x0>; /* PB2 periph A SPI0_SPCK pin */
331 };
332 };
333
334 spi1 {
335 pinctrl_spi1: spi1-0 {
336 atmel,pins =
337 <1 14 0x1 0x0 /* PB14 periph A SPI1_MISO pin */
338 1 15 0x1 0x0 /* PB15 periph A SPI1_MOSI pin */
339 1 16 0x1 0x0>; /* PB16 periph A SPI1_SPCK pin */
340 };
341 };
342
Jean-Christophe PLAGNIOL-VILLARDe4541ff2012-07-04 17:20:46 +0800343 pioA: gpio@fffff200 {
344 compatible = "atmel,at91rm9200-gpio";
345 reg = <0xfffff200 0x200>;
346 interrupts = <2 4 1>;
347 #gpio-cells = <2>;
348 gpio-controller;
349 interrupt-controller;
350 #interrupt-cells = <2>;
351 };
Nicolas Ferre21f81872012-02-11 15:41:40 +0100352
Jean-Christophe PLAGNIOL-VILLARDe4541ff2012-07-04 17:20:46 +0800353 pioB: gpio@fffff400 {
354 compatible = "atmel,at91rm9200-gpio";
355 reg = <0xfffff400 0x200>;
356 interrupts = <3 4 1>;
357 #gpio-cells = <2>;
358 gpio-controller;
359 interrupt-controller;
360 #interrupt-cells = <2>;
361 };
Nicolas Ferre21f81872012-02-11 15:41:40 +0100362
Jean-Christophe PLAGNIOL-VILLARDe4541ff2012-07-04 17:20:46 +0800363 pioC: gpio@fffff600 {
364 compatible = "atmel,at91rm9200-gpio";
365 reg = <0xfffff600 0x200>;
366 interrupts = <4 4 1>;
367 #gpio-cells = <2>;
368 gpio-controller;
369 interrupt-controller;
370 #interrupt-cells = <2>;
371 };
Nicolas Ferre21f81872012-02-11 15:41:40 +0100372
Jean-Christophe PLAGNIOL-VILLARDe4541ff2012-07-04 17:20:46 +0800373 pioD: gpio@fffff800 {
374 compatible = "atmel,at91rm9200-gpio";
375 reg = <0xfffff800 0x200>;
376 interrupts = <5 4 1>;
377 #gpio-cells = <2>;
378 gpio-controller;
379 interrupt-controller;
380 #interrupt-cells = <2>;
381 };
382
383 pioE: gpio@fffffa00 {
384 compatible = "atmel,at91rm9200-gpio";
385 reg = <0xfffffa00 0x200>;
386 interrupts = <5 4 1>;
387 #gpio-cells = <2>;
388 gpio-controller;
389 interrupt-controller;
390 #interrupt-cells = <2>;
391 };
Nicolas Ferre21f81872012-02-11 15:41:40 +0100392 };
393
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200394 dbgu: serial@ffffee00 {
395 compatible = "atmel,at91sam9260-usart";
396 reg = <0xffffee00 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200397 interrupts = <1 4 7>;
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800398 pinctrl-names = "default";
399 pinctrl-0 = <&pinctrl_dbgu>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200400 status = "disabled";
401 };
402
403 usart0: serial@fff8c000 {
404 compatible = "atmel,at91sam9260-usart";
405 reg = <0xfff8c000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200406 interrupts = <7 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200407 atmel,use-dma-rx;
408 atmel,use-dma-tx;
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800409 pinctrl-names = "default";
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800410 pinctrl-0 = <&pinctrl_usart0>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200411 status = "disabled";
412 };
413
414 usart1: serial@fff90000 {
415 compatible = "atmel,at91sam9260-usart";
416 reg = <0xfff90000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200417 interrupts = <8 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200418 atmel,use-dma-rx;
419 atmel,use-dma-tx;
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800420 pinctrl-names = "default";
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800421 pinctrl-0 = <&pinctrl_usart1>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200422 status = "disabled";
423 };
424
425 usart2: serial@fff94000 {
426 compatible = "atmel,at91sam9260-usart";
427 reg = <0xfff94000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200428 interrupts = <9 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200429 atmel,use-dma-rx;
430 atmel,use-dma-tx;
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800431 pinctrl-names = "default";
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800432 pinctrl-0 = <&pinctrl_usart2>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200433 status = "disabled";
434 };
435
436 usart3: serial@fff98000 {
437 compatible = "atmel,at91sam9260-usart";
438 reg = <0xfff98000 0x200>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200439 interrupts = <10 4 5>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200440 atmel,use-dma-rx;
441 atmel,use-dma-tx;
Jean-Christophe PLAGNIOL-VILLARDec6754a2012-07-05 16:56:09 +0800442 pinctrl-names = "default";
Jean-Christophe PLAGNIOL-VILLARD9e3129e2012-11-19 06:40:01 +0800443 pinctrl-0 = <&pinctrl_usart3>;
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200444 status = "disabled";
445 };
Nicolas Ferre0d4f99d2011-12-05 18:03:05 +0100446
447 macb0: ethernet@fffbc000 {
448 compatible = "cdns,at32ap7000-macb", "cdns,macb";
449 reg = <0xfffbc000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200450 interrupts = <25 4 3>;
Jean-Christophe PLAGNIOL-VILLARDd9b4fe82012-10-23 10:19:11 +0800451 pinctrl-names = "default";
452 pinctrl-0 = <&pinctrl_macb_rmii>;
Nicolas Ferre0d4f99d2011-12-05 18:03:05 +0100453 status = "disabled";
454 };
Maxime Ripard93b298b2012-05-11 15:35:38 +0200455
Ludovic Desroches05dcd362012-09-12 08:42:16 +0200456 i2c0: i2c@fff84000 {
457 compatible = "atmel,at91sam9g10-i2c";
458 reg = <0xfff84000 0x100>;
459 interrupts = <12 4 6>;
460 #address-cells = <1>;
461 #size-cells = <0>;
462 status = "disabled";
463 };
464
465 i2c1: i2c@fff88000 {
466 compatible = "atmel,at91sam9g10-i2c";
467 reg = <0xfff88000 0x100>;
468 interrupts = <13 4 6>;
469 #address-cells = <1>;
470 #size-cells = <0>;
471 status = "disabled";
472 };
473
Bo Shen099343c2012-11-07 11:41:41 +0800474 ssc0: ssc@fff9c000 {
475 compatible = "atmel,at91sam9g45-ssc";
476 reg = <0xfff9c000 0x4000>;
477 interrupts = <16 4 5>;
Bo Shen544ae6b2013-01-11 15:08:30 +0100478 pinctrl-names = "default";
479 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
Bo Shen315656b2012-12-13 10:05:07 +0800480 status = "disabled";
Bo Shen099343c2012-11-07 11:41:41 +0800481 };
482
483 ssc1: ssc@fffa0000 {
484 compatible = "atmel,at91sam9g45-ssc";
485 reg = <0xfffa0000 0x4000>;
486 interrupts = <17 4 5>;
Bo Shen544ae6b2013-01-11 15:08:30 +0100487 pinctrl-names = "default";
488 pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
Bo Shen315656b2012-12-13 10:05:07 +0800489 status = "disabled";
Bo Shen099343c2012-11-07 11:41:41 +0800490 };
491
Maxime Ripard93b298b2012-05-11 15:35:38 +0200492 adc0: adc@fffb0000 {
493 compatible = "atmel,at91sam9260-adc";
494 reg = <0xfffb0000 0x100>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200495 interrupts = <20 4 0>;
Maxime Ripard93b298b2012-05-11 15:35:38 +0200496 atmel,adc-use-external-triggers;
497 atmel,adc-channels-used = <0xff>;
498 atmel,adc-vref = <3300>;
499 atmel,adc-num-channels = <8>;
500 atmel,adc-startup-time = <40>;
501 atmel,adc-channel-base = <0x30>;
502 atmel,adc-drdy-mask = <0x10000>;
503 atmel,adc-status-register = <0x1c>;
504 atmel,adc-trigger-register = <0x08>;
505
506 trigger@0 {
507 trigger-name = "external-rising";
508 trigger-value = <0x1>;
509 trigger-external;
510 };
511 trigger@1 {
512 trigger-name = "external-falling";
513 trigger-value = <0x2>;
514 trigger-external;
515 };
516
517 trigger@2 {
518 trigger-name = "external-any";
519 trigger-value = <0x3>;
520 trigger-external;
521 };
522
523 trigger@3 {
524 trigger-name = "continuous";
525 trigger-value = <0x6>;
526 };
527 };
Ludovic Desroches98731372012-11-19 12:23:36 +0100528
529 mmc0: mmc@fff80000 {
530 compatible = "atmel,hsmci";
531 reg = <0xfff80000 0x600>;
532 interrupts = <11 4 0>;
533 #address-cells = <1>;
534 #size-cells = <0>;
535 status = "disabled";
536 };
537
538 mmc1: mmc@fffd0000 {
539 compatible = "atmel,hsmci";
540 reg = <0xfffd0000 0x600>;
541 interrupts = <29 4 0>;
542 #address-cells = <1>;
543 #size-cells = <0>;
544 status = "disabled";
545 };
Linus Torvaldsdb5b0ae2012-12-13 10:39:26 -0800546
Fabio Porcedda7492e7c2012-11-12 09:37:26 +0100547 watchdog@fffffd40 {
548 compatible = "atmel,at91sam9260-wdt";
549 reg = <0xfffffd40 0x10>;
550 status = "disabled";
551 };
Richard Genoudd50f88a2013-04-03 14:02:18 +0800552
553 spi0: spi@fffa4000 {
554 #address-cells = <1>;
555 #size-cells = <0>;
556 compatible = "atmel,at91rm9200-spi";
557 reg = <0xfffa4000 0x200>;
558 interrupts = <14 4 3>;
Wenyou Yanga68b7282013-04-03 14:03:52 +0800559 pinctrl-names = "default";
560 pinctrl-0 = <&pinctrl_spi0>;
Richard Genoudd50f88a2013-04-03 14:02:18 +0800561 status = "disabled";
562 };
563
564 spi1: spi@fffa8000 {
565 #address-cells = <1>;
566 #size-cells = <0>;
567 compatible = "atmel,at91rm9200-spi";
568 reg = <0xfffa8000 0x200>;
569 interrupts = <15 4 3>;
Wenyou Yanga68b7282013-04-03 14:03:52 +0800570 pinctrl-names = "default";
571 pinctrl-0 = <&pinctrl_spi1>;
Richard Genoudd50f88a2013-04-03 14:02:18 +0800572 status = "disabled";
573 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200574 };
Jean-Christophe PLAGNIOL-VILLARDd6a01662012-01-26 02:11:06 +0800575
576 nand0: nand@40000000 {
577 compatible = "atmel,at91rm9200-nand";
578 #address-cells = <1>;
579 #size-cells = <1>;
580 reg = <0x40000000 0x10000000
581 0xffffe200 0x200
582 >;
583 atmel,nand-addr-offset = <21>;
584 atmel,nand-cmd-offset = <22>;
Jean-Christophe PLAGNIOL-VILLARD7a38d452012-07-12 23:36:52 +0800585 pinctrl-names = "default";
586 pinctrl-0 = <&pinctrl_nand>;
Jean-Christophe PLAGNIOL-VILLARDd6a01662012-01-26 02:11:06 +0800587 gpios = <&pioC 8 0
588 &pioC 14 0
589 0
590 >;
591 status = "disabled";
592 };
Jean-Christophe PLAGNIOL-VILLARD6a062452011-11-21 06:55:18 +0800593
594 usb0: ohci@00700000 {
595 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
596 reg = <0x00700000 0x100000>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200597 interrupts = <22 4 2>;
Jean-Christophe PLAGNIOL-VILLARD6a062452011-11-21 06:55:18 +0800598 status = "disabled";
599 };
Jean-Christophe PLAGNIOL-VILLARD62c55532011-11-22 12:11:13 +0800600
601 usb1: ehci@00800000 {
602 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
603 reg = <0x00800000 0x100000>;
Ludovic Desrochesf8a073e2012-06-20 16:13:30 +0200604 interrupts = <22 4 2>;
Jean-Christophe PLAGNIOL-VILLARD62c55532011-11-22 12:11:13 +0800605 status = "disabled";
606 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200607 };
Jean-Christophe PLAGNIOL-VILLARD8f24bda2012-02-05 18:32:37 +0800608
609 i2c@0 {
610 compatible = "i2c-gpio";
611 gpios = <&pioA 20 0 /* sda */
612 &pioA 21 0 /* scl */
613 >;
614 i2c-gpio,sda-open-drain;
615 i2c-gpio,scl-open-drain;
616 i2c-gpio,delay-us = <5>; /* ~100 kHz */
617 #address-cells = <1>;
618 #size-cells = <0>;
619 status = "disabled";
620 };
Nicolas Ferre49fe2ba2011-10-10 18:29:24 +0200621};