blob: 05536254a3f87023c7d89efc2f05f9cb7cf89842 [file] [log] [blame]
Ben Dooksf8271e52007-02-17 15:41:50 +01001/* linux/arch/arm/mach-s3c2443/dma.c
2 *
3 * Copyright (c) 2007 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * S3C2443 DMA selection
7 *
8 * http://armlinux.simtec.co.uk/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15#include <linux/kernel.h>
16#include <linux/init.h>
Kay Sievers4a858cf2011-12-21 16:01:38 -080017#include <linux/device.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010018#include <linux/serial_core.h>
Russell Kingfced80c2008-09-06 12:10:45 +010019#include <linux/io.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010020
Russell Kinga09e64f2008-08-05 16:14:15 +010021#include <mach/dma.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010022
Ben Dooks992426b2010-02-20 23:01:33 +000023#include <plat/dma-s3c24xx.h>
Ben Dooksa2b7ba92008-10-07 22:26:09 +010024#include <plat/cpu.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010025
Ben Dooksa2b7ba92008-10-07 22:26:09 +010026#include <plat/regs-serial.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010027#include <mach/regs-gpio.h>
Ben Dooksf74c95c2008-10-30 10:14:36 +000028#include <plat/regs-ac97.h>
Ben Dooks44dc9402009-03-19 15:02:35 +000029#include <plat/regs-dma.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010030#include <mach/regs-lcd.h>
31#include <mach/regs-sdi.h>
Ben Dooks8150bc82009-03-04 00:49:26 +000032#include <plat/regs-iis.h>
Ben Dooks13622702008-10-30 10:14:38 +000033#include <plat/regs-spi.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010034
35#define MAP(x) { \
36 [0] = (x) | DMA_CH_VALID, \
37 [1] = (x) | DMA_CH_VALID, \
38 [2] = (x) | DMA_CH_VALID, \
39 [3] = (x) | DMA_CH_VALID, \
40 [4] = (x) | DMA_CH_VALID, \
41 [5] = (x) | DMA_CH_VALID, \
42 }
43
44static struct s3c24xx_dma_map __initdata s3c2443_dma_mappings[] = {
45 [DMACH_XD0] = {
46 .name = "xdreq0",
47 .channels = MAP(S3C2443_DMAREQSEL_XDREQ0),
48 },
49 [DMACH_XD1] = {
50 .name = "xdreq1",
51 .channels = MAP(S3C2443_DMAREQSEL_XDREQ1),
52 },
Heiko Stuebner46cdaba2012-03-07 01:53:17 -080053 [DMACH_SDI] = { /* only on S3C2443 */
Ben Dooksf8271e52007-02-17 15:41:50 +010054 .name = "sdi",
55 .channels = MAP(S3C2443_DMAREQSEL_SDI),
Ben Dooksf8271e52007-02-17 15:41:50 +010056 },
Heiko Stuebnerad6c1d42012-04-24 18:06:53 -070057 [DMACH_SPI0_RX] = {
58 .name = "spi0-rx",
59 .channels = MAP(S3C2443_DMAREQSEL_SPI0RX),
60 },
61 [DMACH_SPI0_TX] = {
62 .name = "spi0-tx",
Ben Dooksf8271e52007-02-17 15:41:50 +010063 .channels = MAP(S3C2443_DMAREQSEL_SPI0TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010064 },
Heiko Stuebnerad6c1d42012-04-24 18:06:53 -070065 [DMACH_SPI1_RX] = { /* only on S3C2443/S3C2450 */
66 .name = "spi1-rx",
67 .channels = MAP(S3C2443_DMAREQSEL_SPI1RX),
68 },
69 [DMACH_SPI1_TX] = { /* only on S3C2443/S3C2450 */
70 .name = "spi1-tx",
Ben Dooksf8271e52007-02-17 15:41:50 +010071 .channels = MAP(S3C2443_DMAREQSEL_SPI1TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010072 },
73 [DMACH_UART0] = {
74 .name = "uart0",
75 .channels = MAP(S3C2443_DMAREQSEL_UART0_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010076 },
77 [DMACH_UART1] = {
78 .name = "uart1",
79 .channels = MAP(S3C2443_DMAREQSEL_UART1_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010080 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080081 [DMACH_UART2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010082 .name = "uart2",
83 .channels = MAP(S3C2443_DMAREQSEL_UART2_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010084 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080085 [DMACH_UART3] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010086 .name = "uart3",
87 .channels = MAP(S3C2443_DMAREQSEL_UART3_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010088 },
89 [DMACH_UART0_SRC2] = {
90 .name = "uart0",
91 .channels = MAP(S3C2443_DMAREQSEL_UART0_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010092 },
93 [DMACH_UART1_SRC2] = {
94 .name = "uart1",
95 .channels = MAP(S3C2443_DMAREQSEL_UART1_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010096 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080097 [DMACH_UART2_SRC2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010098 .name = "uart2",
99 .channels = MAP(S3C2443_DMAREQSEL_UART2_1),
Ben Dooksf8271e52007-02-17 15:41:50 +0100100 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -0800101 [DMACH_UART3_SRC2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +0100102 .name = "uart3",
103 .channels = MAP(S3C2443_DMAREQSEL_UART3_1),
Ben Dooksf8271e52007-02-17 15:41:50 +0100104 },
105 [DMACH_TIMER] = {
106 .name = "timer",
107 .channels = MAP(S3C2443_DMAREQSEL_TIMER),
108 },
109 [DMACH_I2S_IN] = {
110 .name = "i2s-sdi",
111 .channels = MAP(S3C2443_DMAREQSEL_I2SRX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100112 },
113 [DMACH_I2S_OUT] = {
114 .name = "i2s-sdo",
115 .channels = MAP(S3C2443_DMAREQSEL_I2STX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100116 },
117 [DMACH_PCM_IN] = {
118 .name = "pcm-in",
119 .channels = MAP(S3C2443_DMAREQSEL_PCMIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100120 },
121 [DMACH_PCM_OUT] = {
122 .name = "pcm-out",
123 .channels = MAP(S3C2443_DMAREQSEL_PCMOUT),
Ben Dooksf8271e52007-02-17 15:41:50 +0100124 },
125 [DMACH_MIC_IN] = {
126 .name = "mic-in",
127 .channels = MAP(S3C2443_DMAREQSEL_MICIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100128 },
129};
130
131static void s3c2443_dma_select(struct s3c2410_dma_chan *chan,
132 struct s3c24xx_dma_map *map)
133{
134 writel(map->channels[0] | S3C2443_DMAREQSEL_HW,
135 chan->regs + S3C2443_DMA_DMAREQSEL);
136}
137
138static struct s3c24xx_dma_selection __initdata s3c2443_dma_sel = {
139 .select = s3c2443_dma_select,
140 .dcon_mask = 0,
141 .map = s3c2443_dma_mappings,
142 .map_size = ARRAY_SIZE(s3c2443_dma_mappings),
143};
144
Heiko Stuebner04511a62012-01-27 15:35:25 +0900145static int __init s3c2443_dma_add(struct device *dev,
146 struct subsys_interface *sif)
Ben Dooksf8271e52007-02-17 15:41:50 +0100147{
148 s3c24xx_dma_init(6, IRQ_S3C2443_DMA0, 0x100);
149 return s3c24xx_dma_init_map(&s3c2443_dma_sel);
150}
151
Heiko Stuebner46cdaba2012-03-07 01:53:17 -0800152#ifdef CONFIG_CPU_S3C2416
153/* S3C2416 DMA contains the same selection table as the S3C2443 */
154static struct subsys_interface s3c2416_dma_interface = {
155 .name = "s3c2416_dma",
156 .subsys = &s3c2416_subsys,
157 .add_dev = s3c2443_dma_add,
158};
159
160static int __init s3c2416_dma_init(void)
161{
162 return subsys_interface_register(&s3c2416_dma_interface);
163}
164
165arch_initcall(s3c2416_dma_init);
166#endif
167
168#ifdef CONFIG_CPU_S3C2443
Kay Sievers4a858cf2011-12-21 16:01:38 -0800169static struct subsys_interface s3c2443_dma_interface = {
170 .name = "s3c2443_dma",
171 .subsys = &s3c2443_subsys,
172 .add_dev = s3c2443_dma_add,
Ben Dooksf8271e52007-02-17 15:41:50 +0100173};
174
175static int __init s3c2443_dma_init(void)
176{
Kay Sievers4a858cf2011-12-21 16:01:38 -0800177 return subsys_interface_register(&s3c2443_dma_interface);
Ben Dooksf8271e52007-02-17 15:41:50 +0100178}
179
180arch_initcall(s3c2443_dma_init);
Heiko Stuebner46cdaba2012-03-07 01:53:17 -0800181#endif