blob: 164467cbb7ea30ec651b228e6f4bca0d84888d68 [file] [log] [blame]
Mark Browne1a3c742011-05-06 09:45:13 +09001/* linux/arch/arm/mach-s3c64xx/mach-crag6410.c
2 *
3 * Copyright 2011 Wolfson Microelectronics plc
4 * Mark Brown <broonie@opensource.wolfsonmicro.com>
5 *
6 * Copyright 2011 Simtec Electronics
7 * Ben Dooks <ben@simtec.co.uk>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13
14#include <linux/kernel.h>
15#include <linux/list.h>
16#include <linux/serial_core.h>
17#include <linux/platform_device.h>
18#include <linux/fb.h>
19#include <linux/io.h>
20#include <linux/init.h>
21#include <linux/gpio.h>
Mark Brown66211f92011-12-29 18:05:29 +090022#include <linux/leds.h>
Mark Browne1a3c742011-05-06 09:45:13 +090023#include <linux/delay.h>
Mark Brownfb7f60f2011-12-30 13:44:31 +090024#include <linux/mmc/host.h>
Mark Browne1a3c742011-05-06 09:45:13 +090025#include <linux/regulator/machine.h>
Mark Brownae24c262011-06-22 13:08:13 +090026#include <linux/regulator/fixed.h>
Mark Browne1a3c742011-05-06 09:45:13 +090027#include <linux/pwm_backlight.h>
28#include <linux/dm9000.h>
29#include <linux/gpio_keys.h>
30#include <linux/basic_mmio_gpio.h>
31#include <linux/spi/spi.h>
32
33#include <linux/i2c/pca953x.h>
34
35#include <video/platform_lcd.h>
36
37#include <linux/mfd/wm831x/core.h>
38#include <linux/mfd/wm831x/pdata.h>
Mark Brownae24c262011-06-22 13:08:13 +090039#include <linux/mfd/wm831x/irq.h>
Mark Browne1a3c742011-05-06 09:45:13 +090040#include <linux/mfd/wm831x/gpio.h>
41
Mark Brown8504a3c2011-12-02 14:29:07 +090042#include <sound/wm1250-ev1.h>
43
Jamie Iles774b51f2011-11-04 01:10:04 +000044#include <asm/hardware/vic.h>
Mark Browne1a3c742011-05-06 09:45:13 +090045#include <asm/mach/arch.h>
46#include <asm/mach-types.h>
47
48#include <mach/hardware.h>
49#include <mach/map.h>
50
Mark Browne1a3c742011-05-06 09:45:13 +090051#include <mach/regs-sys.h>
52#include <mach/regs-gpio.h>
53#include <mach/regs-modem.h>
Mark Brownd0f0b432011-08-19 22:40:07 +090054#include <mach/crag6410.h>
Mark Browne1a3c742011-05-06 09:45:13 +090055
Mark Browne1a3c742011-05-06 09:45:13 +090056#include <mach/regs-gpio-memport.h>
57
58#include <plat/regs-serial.h>
59#include <plat/regs-fb-v4.h>
60#include <plat/fb.h>
61#include <plat/sdhci.h>
62#include <plat/gpio-cfg.h>
63#include <plat/s3c64xx-spi.h>
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -080064#include <plat/udc-hs.h>
Mark Browne1a3c742011-05-06 09:45:13 +090065
66#include <plat/keypad.h>
67#include <plat/clock.h>
68#include <plat/devs.h>
69#include <plat/cpu.h>
70#include <plat/adc.h>
71#include <plat/iic.h>
72#include <plat/pm.h>
73
Kukjin Kimb024043b2011-12-22 23:27:42 +010074#include "common.h"
75
Mark Browne1a3c742011-05-06 09:45:13 +090076/* serial port setup */
77
78#define UCON (S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK)
79#define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB)
80#define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
81
82static struct s3c2410_uartcfg crag6410_uartcfgs[] __initdata = {
83 [0] = {
Mark Brownae24c262011-06-22 13:08:13 +090084 .hwport = 0,
85 .flags = 0,
86 .ucon = UCON,
87 .ulcon = ULCON,
88 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +090089 },
90 [1] = {
Mark Brownae24c262011-06-22 13:08:13 +090091 .hwport = 1,
92 .flags = 0,
93 .ucon = UCON,
94 .ulcon = ULCON,
95 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +090096 },
97 [2] = {
Mark Brownae24c262011-06-22 13:08:13 +090098 .hwport = 2,
99 .flags = 0,
100 .ucon = UCON,
101 .ulcon = ULCON,
102 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +0900103 },
104 [3] = {
Mark Brownae24c262011-06-22 13:08:13 +0900105 .hwport = 3,
106 .flags = 0,
107 .ucon = UCON,
108 .ulcon = ULCON,
109 .ufcon = UFCON,
Mark Browne1a3c742011-05-06 09:45:13 +0900110 },
111};
112
113static struct platform_pwm_backlight_data crag6410_backlight_data = {
114 .pwm_id = 0,
115 .max_brightness = 1000,
116 .dft_brightness = 600,
117 .pwm_period_ns = 100000, /* about 1kHz */
118};
119
120static struct platform_device crag6410_backlight_device = {
121 .name = "pwm-backlight",
122 .id = -1,
123 .dev = {
124 .parent = &s3c_device_timer[0].dev,
125 .platform_data = &crag6410_backlight_data,
126 },
127};
128
129static void crag6410_lcd_power_set(struct plat_lcd_data *pd, unsigned int power)
130{
131 pr_debug("%s: setting power %d\n", __func__, power);
132
133 if (power) {
134 gpio_set_value(S3C64XX_GPB(0), 1);
135 msleep(1);
136 s3c_gpio_cfgpin(S3C64XX_GPF(14), S3C_GPIO_SFN(2));
137 } else {
138 gpio_direction_output(S3C64XX_GPF(14), 0);
139 gpio_set_value(S3C64XX_GPB(0), 0);
140 }
141}
142
143static struct platform_device crag6410_lcd_powerdev = {
144 .name = "platform-lcd",
145 .id = -1,
146 .dev.parent = &s3c_device_fb.dev,
147 .dev.platform_data = &(struct plat_lcd_data) {
148 .set_power = crag6410_lcd_power_set,
149 },
150};
151
152/* 640x480 URT */
153static struct s3c_fb_pd_win crag6410_fb_win0 = {
154 /* this is to ensure we use win0 */
155 .win_mode = {
156 .left_margin = 150,
157 .right_margin = 80,
158 .upper_margin = 40,
159 .lower_margin = 5,
160 .hsync_len = 40,
161 .vsync_len = 5,
162 .xres = 640,
163 .yres = 480,
164 },
165 .max_bpp = 32,
166 .default_bpp = 16,
167 .virtual_y = 480 * 2,
168 .virtual_x = 640,
169};
170
171/* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
172static struct s3c_fb_platdata crag6410_lcd_pdata __initdata = {
173 .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
174 .win[0] = &crag6410_fb_win0,
175 .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
176 .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
177};
178
179/* 2x6 keypad */
180
181static uint32_t crag6410_keymap[] __initdata = {
182 /* KEY(row, col, keycode) */
183 KEY(0, 0, KEY_VOLUMEUP),
184 KEY(0, 1, KEY_HOME),
185 KEY(0, 2, KEY_VOLUMEDOWN),
186 KEY(0, 3, KEY_HELP),
187 KEY(0, 4, KEY_MENU),
188 KEY(0, 5, KEY_MEDIA),
189 KEY(1, 0, 232),
190 KEY(1, 1, KEY_DOWN),
191 KEY(1, 2, KEY_LEFT),
192 KEY(1, 3, KEY_UP),
193 KEY(1, 4, KEY_RIGHT),
194 KEY(1, 5, KEY_CAMERA),
195};
196
197static struct matrix_keymap_data crag6410_keymap_data __initdata = {
198 .keymap = crag6410_keymap,
199 .keymap_size = ARRAY_SIZE(crag6410_keymap),
200};
201
202static struct samsung_keypad_platdata crag6410_keypad_data __initdata = {
203 .keymap_data = &crag6410_keymap_data,
204 .rows = 2,
205 .cols = 6,
206};
207
208static struct gpio_keys_button crag6410_gpio_keys[] = {
209 [0] = {
210 .code = KEY_SUSPEND,
211 .gpio = S3C64XX_GPL(10), /* EINT 18 */
Mark Brownae24c262011-06-22 13:08:13 +0900212 .type = EV_KEY,
Mark Browne1a3c742011-05-06 09:45:13 +0900213 .wakeup = 1,
214 .active_low = 1,
215 },
Mark Brownae24c262011-06-22 13:08:13 +0900216 [1] = {
217 .code = SW_FRONT_PROXIMITY,
218 .gpio = S3C64XX_GPN(11), /* EINT 11 */
219 .type = EV_SW,
220 },
Mark Browne1a3c742011-05-06 09:45:13 +0900221};
222
223static struct gpio_keys_platform_data crag6410_gpio_keydata = {
224 .buttons = crag6410_gpio_keys,
225 .nbuttons = ARRAY_SIZE(crag6410_gpio_keys),
226};
227
228static struct platform_device crag6410_gpio_keydev = {
229 .name = "gpio-keys",
230 .id = 0,
231 .dev.platform_data = &crag6410_gpio_keydata,
232};
233
234static struct resource crag6410_dm9k_resource[] = {
Tushar Behera8ebf1482012-05-12 16:12:26 +0900235 [0] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5, 2),
236 [1] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5 + (1 << 8), 2),
237 [2] = DEFINE_RES_NAMED(S3C_EINT(17), 1, NULL, IORESOURCE_IRQ \
238 | IORESOURCE_IRQ_HIGHLEVEL),
Mark Browne1a3c742011-05-06 09:45:13 +0900239};
240
241static struct dm9000_plat_data mini6410_dm9k_pdata = {
242 .flags = DM9000_PLATF_16BITONLY,
243};
244
245static struct platform_device crag6410_dm9k_device = {
246 .name = "dm9000",
247 .id = -1,
248 .num_resources = ARRAY_SIZE(crag6410_dm9k_resource),
249 .resource = crag6410_dm9k_resource,
250 .dev.platform_data = &mini6410_dm9k_pdata,
251};
252
253static struct resource crag6410_mmgpio_resource[] = {
Tushar Behera8ebf1482012-05-12 16:12:26 +0900254 [0] = DEFINE_RES_MEM_NAMED(S3C64XX_PA_XM0CSN4, 1, "dat"),
Mark Browne1a3c742011-05-06 09:45:13 +0900255};
256
257static struct platform_device crag6410_mmgpio = {
258 .name = "basic-mmio-gpio",
259 .id = -1,
260 .resource = crag6410_mmgpio_resource,
261 .num_resources = ARRAY_SIZE(crag6410_mmgpio_resource),
262 .dev.platform_data = &(struct bgpio_pdata) {
Mark Brown91b60b12011-12-29 18:02:39 +0900263 .base = MMGPIO_GPIO_BASE,
Mark Browne1a3c742011-05-06 09:45:13 +0900264 },
265};
266
Mark Brownae24c262011-06-22 13:08:13 +0900267static struct platform_device speyside_device = {
268 .name = "speyside",
269 .id = -1,
270};
271
Mark Brown8c051ab2011-09-05 14:50:02 +0900272static struct platform_device lowland_device = {
273 .name = "lowland",
274 .id = -1,
275};
276
Mark Brown64142612011-11-30 13:30:27 +0000277static struct platform_device tobermory_device = {
278 .name = "tobermory",
Mark Brownae24c262011-06-22 13:08:13 +0900279 .id = -1,
280};
281
Mark Brownc5c32c92011-12-02 14:32:32 +0900282static struct platform_device littlemill_device = {
283 .name = "littlemill",
284 .id = -1,
285};
286
Mark Brownae24c262011-06-22 13:08:13 +0900287static struct regulator_consumer_supply wallvdd_consumers[] = {
Mark Brown554f01f2012-01-27 14:58:46 +0900288 REGULATOR_SUPPLY("SPKVDD", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900289 REGULATOR_SUPPLY("SPKVDD1", "1-001a"),
290 REGULATOR_SUPPLY("SPKVDD2", "1-001a"),
Mark Brown4ed12b52011-08-31 08:03:11 +0900291 REGULATOR_SUPPLY("SPKVDDL", "1-001a"),
292 REGULATOR_SUPPLY("SPKVDDR", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900293};
294
295static struct regulator_init_data wallvdd_data = {
296 .constraints = {
297 .always_on = 1,
298 },
299 .num_consumer_supplies = ARRAY_SIZE(wallvdd_consumers),
300 .consumer_supplies = wallvdd_consumers,
301};
302
303static struct fixed_voltage_config wallvdd_pdata = {
304 .supply_name = "WALLVDD",
305 .microvolts = 5000000,
306 .init_data = &wallvdd_data,
307 .gpio = -EINVAL,
308};
309
310static struct platform_device wallvdd_device = {
311 .name = "reg-fixed-voltage",
312 .id = -1,
313 .dev = {
314 .platform_data = &wallvdd_pdata,
315 },
316};
317
Mark Browne1a3c742011-05-06 09:45:13 +0900318static struct platform_device *crag6410_devices[] __initdata = {
319 &s3c_device_hsmmc0,
Mark Browne1a3c742011-05-06 09:45:13 +0900320 &s3c_device_hsmmc2,
321 &s3c_device_i2c0,
322 &s3c_device_i2c1,
323 &s3c_device_fb,
324 &s3c_device_ohci,
325 &s3c_device_usb_hsotg,
Mark Browne1a3c742011-05-06 09:45:13 +0900326 &s3c_device_timer[0],
327 &s3c64xx_device_iis0,
328 &s3c64xx_device_iis1,
329 &samsung_asoc_dma,
330 &samsung_device_keypad,
331 &crag6410_gpio_keydev,
332 &crag6410_dm9k_device,
333 &s3c64xx_device_spi0,
334 &crag6410_mmgpio,
335 &crag6410_lcd_powerdev,
336 &crag6410_backlight_device,
Mark Brownae24c262011-06-22 13:08:13 +0900337 &speyside_device,
Mark Brown64142612011-11-30 13:30:27 +0000338 &tobermory_device,
Mark Brownc5c32c92011-12-02 14:32:32 +0900339 &littlemill_device,
Mark Brown8c051ab2011-09-05 14:50:02 +0900340 &lowland_device,
Mark Brownae24c262011-06-22 13:08:13 +0900341 &wallvdd_device,
Mark Browne1a3c742011-05-06 09:45:13 +0900342};
343
344static struct pca953x_platform_data crag6410_pca_data = {
345 .gpio_base = PCA935X_GPIO_BASE,
Mark Brown6e11e0b2011-12-30 09:46:40 +0900346 .irq_base = -1,
Mark Browne1a3c742011-05-06 09:45:13 +0900347};
348
Mark Brown986afc92011-08-12 18:08:17 +0900349/* VDDARM is controlled by DVS1 connected to GPK(0) */
350static struct wm831x_buckv_pdata vddarm_pdata = {
351 .dvs_control_src = 1,
352 .dvs_gpio = S3C64XX_GPK(0),
353};
354
Mark Browne1a3c742011-05-06 09:45:13 +0900355static struct regulator_consumer_supply vddarm_consumers[] __initdata = {
356 REGULATOR_SUPPLY("vddarm", NULL),
357};
358
359static struct regulator_init_data vddarm __initdata = {
360 .constraints = {
361 .name = "VDDARM",
362 .min_uV = 1000000,
363 .max_uV = 1300000,
364 .always_on = 1,
365 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
366 },
367 .num_consumer_supplies = ARRAY_SIZE(vddarm_consumers),
368 .consumer_supplies = vddarm_consumers,
Mark Brown35127292011-06-22 13:08:17 +0900369 .supply_regulator = "WALLVDD",
Mark Brown986afc92011-08-12 18:08:17 +0900370 .driver_data = &vddarm_pdata,
Mark Browne1a3c742011-05-06 09:45:13 +0900371};
372
Mark Brown39cb2632011-12-08 10:52:19 +0900373static struct regulator_consumer_supply vddint_consumers[] __initdata = {
374 REGULATOR_SUPPLY("vddint", NULL),
375};
376
Mark Browne1a3c742011-05-06 09:45:13 +0900377static struct regulator_init_data vddint __initdata = {
378 .constraints = {
379 .name = "VDDINT",
380 .min_uV = 1000000,
381 .max_uV = 1200000,
382 .always_on = 1,
383 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
384 },
Mark Brown39cb2632011-12-08 10:52:19 +0900385 .num_consumer_supplies = ARRAY_SIZE(vddint_consumers),
386 .consumer_supplies = vddint_consumers,
387 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900388};
389
390static struct regulator_init_data vddmem __initdata = {
391 .constraints = {
392 .name = "VDDMEM",
393 .always_on = 1,
394 },
395};
396
397static struct regulator_init_data vddsys __initdata = {
398 .constraints = {
399 .name = "VDDSYS,VDDEXT,VDDPCM,VDDSS",
400 .always_on = 1,
401 },
402};
403
404static struct regulator_consumer_supply vddmmc_consumers[] __initdata = {
405 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
406 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.1"),
407 REGULATOR_SUPPLY("vmmc", "s3c-sdhci.2"),
408};
409
410static struct regulator_init_data vddmmc __initdata = {
411 .constraints = {
412 .name = "VDDMMC,UH",
413 .always_on = 1,
414 },
415 .num_consumer_supplies = ARRAY_SIZE(vddmmc_consumers),
416 .consumer_supplies = vddmmc_consumers,
Mark Brown35127292011-06-22 13:08:17 +0900417 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900418};
419
420static struct regulator_init_data vddotgi __initdata = {
421 .constraints = {
422 .name = "VDDOTGi",
423 .always_on = 1,
424 },
Mark Brown35127292011-06-22 13:08:17 +0900425 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900426};
427
428static struct regulator_init_data vddotg __initdata = {
429 .constraints = {
430 .name = "VDDOTG",
431 .always_on = 1,
432 },
Mark Brown35127292011-06-22 13:08:17 +0900433 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900434};
435
436static struct regulator_init_data vddhi __initdata = {
437 .constraints = {
438 .name = "VDDHI",
439 .always_on = 1,
440 },
Mark Brown35127292011-06-22 13:08:17 +0900441 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900442};
443
444static struct regulator_init_data vddadc __initdata = {
445 .constraints = {
446 .name = "VDDADC,VDDDAC",
447 .always_on = 1,
448 },
Mark Brown35127292011-06-22 13:08:17 +0900449 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900450};
451
452static struct regulator_init_data vddmem0 __initdata = {
453 .constraints = {
454 .name = "VDDMEM0",
455 .always_on = 1,
456 },
Mark Brown35127292011-06-22 13:08:17 +0900457 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900458};
459
460static struct regulator_init_data vddpll __initdata = {
461 .constraints = {
462 .name = "VDDPLL",
463 .always_on = 1,
464 },
Mark Brown35127292011-06-22 13:08:17 +0900465 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900466};
467
468static struct regulator_init_data vddlcd __initdata = {
469 .constraints = {
470 .name = "VDDLCD",
471 .always_on = 1,
472 },
Mark Brown35127292011-06-22 13:08:17 +0900473 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900474};
475
476static struct regulator_init_data vddalive __initdata = {
477 .constraints = {
478 .name = "VDDALIVE",
479 .always_on = 1,
480 },
Mark Brown35127292011-06-22 13:08:17 +0900481 .supply_regulator = "WALLVDD",
Mark Browne1a3c742011-05-06 09:45:13 +0900482};
483
Mark Brown89e1c3d2011-07-21 01:26:24 +0900484static struct wm831x_backup_pdata banff_backup_pdata __initdata = {
485 .charger_enable = 1,
486 .vlim = 2500, /* mV */
487 .ilim = 200, /* uA */
488};
489
Mark Browne1a3c742011-05-06 09:45:13 +0900490static struct wm831x_status_pdata banff_red_led __initdata = {
491 .name = "banff:red:",
492 .default_src = WM831X_STATUS_MANUAL,
493};
494
495static struct wm831x_status_pdata banff_green_led __initdata = {
496 .name = "banff:green:",
497 .default_src = WM831X_STATUS_MANUAL,
498};
499
500static struct wm831x_touch_pdata touch_pdata __initdata = {
501 .data_irq = S3C_EINT(26),
Mark Brownae24c262011-06-22 13:08:13 +0900502 .pd_irq = S3C_EINT(27),
Mark Browne1a3c742011-05-06 09:45:13 +0900503};
504
Mark Browne1a3c742011-05-06 09:45:13 +0900505static struct wm831x_pdata crag_pmic_pdata __initdata = {
Mark Brownae24c262011-06-22 13:08:13 +0900506 .wm831x_num = 1,
Mark Browne1a3c742011-05-06 09:45:13 +0900507 .irq_base = BANFF_PMIC_IRQ_BASE,
Mark Brownaaed44e2011-11-03 16:28:15 +0900508 .gpio_base = BANFF_PMIC_GPIO_BASE,
Mark Browndcf35802011-12-02 14:29:07 +0900509 .soft_shutdown = true,
Mark Browne1a3c742011-05-06 09:45:13 +0900510
Mark Brown89e1c3d2011-07-21 01:26:24 +0900511 .backup = &banff_backup_pdata,
512
Mark Brownae24c262011-06-22 13:08:13 +0900513 .gpio_defaults = {
Mark Brown986afc92011-08-12 18:08:17 +0900514 /* GPIO5: DVS1_REQ - CMOS, DBVDD, active high */
515 [4] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA | 0x8,
Mark Brownae24c262011-06-22 13:08:13 +0900516 /* GPIO11: Touchscreen data - CMOS, DBVDD, active high*/
517 [10] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x6,
518 /* GPIO12: Touchscreen pen down - CMOS, DBVDD, active high*/
519 [11] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x7,
520 },
521
Mark Browne1a3c742011-05-06 09:45:13 +0900522 .dcdc = {
523 &vddarm, /* DCDC1 */
524 &vddint, /* DCDC2 */
525 &vddmem, /* DCDC3 */
526 },
527
528 .ldo = {
529 &vddsys, /* LDO1 */
530 &vddmmc, /* LDO2 */
531 NULL, /* LDO3 */
532 &vddotgi, /* LDO4 */
533 &vddotg, /* LDO5 */
534 &vddhi, /* LDO6 */
535 &vddadc, /* LDO7 */
536 &vddmem0, /* LDO8 */
537 &vddpll, /* LDO9 */
538 &vddlcd, /* LDO10 */
539 &vddalive, /* LDO11 */
540 },
541
542 .status = {
543 &banff_green_led,
544 &banff_red_led,
545 },
546
547 .touch = &touch_pdata,
548};
549
550static struct i2c_board_info i2c_devs0[] __initdata = {
551 { I2C_BOARD_INFO("24c08", 0x50), },
552 { I2C_BOARD_INFO("tca6408", 0x20),
553 .platform_data = &crag6410_pca_data,
554 },
555 { I2C_BOARD_INFO("wm8312", 0x34),
556 .platform_data = &crag_pmic_pdata,
557 .irq = S3C_EINT(23),
558 },
559};
560
561static struct s3c2410_platform_i2c i2c0_pdata = {
562 .frequency = 400000,
563};
564
Mark Browncda23492012-01-12 11:04:56 +0900565static struct regulator_consumer_supply pvdd_1v2_consumers[] __initdata = {
566 REGULATOR_SUPPLY("DCVDD", "spi0.0"),
567 REGULATOR_SUPPLY("AVDD", "spi0.0"),
568};
569
Mark Brownae24c262011-06-22 13:08:13 +0900570static struct regulator_init_data pvdd_1v2 __initdata = {
571 .constraints = {
572 .name = "PVDD_1V2",
Mark Browncda23492012-01-12 11:04:56 +0900573 .valid_ops_mask = REGULATOR_CHANGE_STATUS,
Mark Brownae24c262011-06-22 13:08:13 +0900574 },
Mark Browncda23492012-01-12 11:04:56 +0900575
576 .consumer_supplies = pvdd_1v2_consumers,
577 .num_consumer_supplies = ARRAY_SIZE(pvdd_1v2_consumers),
Mark Brownae24c262011-06-22 13:08:13 +0900578};
579
580static struct regulator_consumer_supply pvdd_1v8_consumers[] __initdata = {
Mark Brownd5160ec2011-09-26 13:18:28 +0900581 REGULATOR_SUPPLY("LDOVDD", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900582 REGULATOR_SUPPLY("PLLVDD", "1-001a"),
583 REGULATOR_SUPPLY("DBVDD", "1-001a"),
Mark Brown4ed12b52011-08-31 08:03:11 +0900584 REGULATOR_SUPPLY("DBVDD1", "1-001a"),
585 REGULATOR_SUPPLY("DBVDD2", "1-001a"),
586 REGULATOR_SUPPLY("DBVDD3", "1-001a"),
Mark Brownae24c262011-06-22 13:08:13 +0900587 REGULATOR_SUPPLY("CPVDD", "1-001a"),
588 REGULATOR_SUPPLY("AVDD2", "1-001a"),
589 REGULATOR_SUPPLY("DCVDD", "1-001a"),
590 REGULATOR_SUPPLY("AVDD", "1-001a"),
Mark Browncda23492012-01-12 11:04:56 +0900591 REGULATOR_SUPPLY("DBVDD", "spi0.0"),
Mark Brownae24c262011-06-22 13:08:13 +0900592};
593
594static struct regulator_init_data pvdd_1v8 __initdata = {
595 .constraints = {
596 .name = "PVDD_1V8",
597 .always_on = 1,
598 },
599
600 .consumer_supplies = pvdd_1v8_consumers,
601 .num_consumer_supplies = ARRAY_SIZE(pvdd_1v8_consumers),
602};
603
604static struct regulator_consumer_supply pvdd_3v3_consumers[] __initdata = {
605 REGULATOR_SUPPLY("MICVDD", "1-001a"),
606 REGULATOR_SUPPLY("AVDD1", "1-001a"),
607};
608
609static struct regulator_init_data pvdd_3v3 __initdata = {
610 .constraints = {
611 .name = "PVDD_3V3",
612 .always_on = 1,
613 },
614
615 .consumer_supplies = pvdd_3v3_consumers,
616 .num_consumer_supplies = ARRAY_SIZE(pvdd_3v3_consumers),
617};
618
619static struct wm831x_pdata glenfarclas_pmic_pdata __initdata = {
620 .wm831x_num = 2,
621 .irq_base = GLENFARCLAS_PMIC_IRQ_BASE,
622 .gpio_base = GLENFARCLAS_PMIC_GPIO_BASE,
Mark Browndcf35802011-12-02 14:29:07 +0900623 .soft_shutdown = true,
Mark Brownae24c262011-06-22 13:08:13 +0900624
625 .gpio_defaults = {
626 /* GPIO1-3: IRQ inputs, rising edge triggered, CMOS */
627 [0] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
628 [1] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
629 [2] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
630 },
631
632 .dcdc = {
633 &pvdd_1v2, /* DCDC1 */
634 &pvdd_1v8, /* DCDC2 */
635 &pvdd_3v3, /* DCDC3 */
636 },
637
638 .disable_touch = true,
639};
640
Mark Brown8504a3c2011-12-02 14:29:07 +0900641static struct wm1250_ev1_pdata wm1250_ev1_pdata = {
642 .gpios = {
643 [WM1250_EV1_GPIO_CLK_ENA] = S3C64XX_GPN(12),
644 [WM1250_EV1_GPIO_CLK_SEL0] = S3C64XX_GPL(12),
645 [WM1250_EV1_GPIO_CLK_SEL1] = S3C64XX_GPL(13),
646 [WM1250_EV1_GPIO_OSR] = S3C64XX_GPL(14),
647 [WM1250_EV1_GPIO_MASTER] = S3C64XX_GPL(8),
648 },
649};
650
Mark Browne1a3c742011-05-06 09:45:13 +0900651static struct i2c_board_info i2c_devs1[] __initdata = {
652 { I2C_BOARD_INFO("wm8311", 0x34),
Mark Brownae24c262011-06-22 13:08:13 +0900653 .irq = S3C_EINT(0),
654 .platform_data = &glenfarclas_pmic_pdata },
655
Mark Brownd0f0b432011-08-19 22:40:07 +0900656 { I2C_BOARD_INFO("wlf-gf-module", 0x24) },
657 { I2C_BOARD_INFO("wlf-gf-module", 0x25) },
658 { I2C_BOARD_INFO("wlf-gf-module", 0x26) },
659
Mark Brown8504a3c2011-12-02 14:29:07 +0900660 { I2C_BOARD_INFO("wm1250-ev1", 0x27),
661 .platform_data = &wm1250_ev1_pdata },
Mark Browne1a3c742011-05-06 09:45:13 +0900662};
663
Mark Brown8351c7a2011-12-02 14:29:07 +0900664static struct s3c2410_platform_i2c i2c1_pdata = {
665 .frequency = 400000,
666 .bus_num = 1,
Mark Browne1a3c742011-05-06 09:45:13 +0900667};
668
669static void __init crag6410_map_io(void)
670{
671 s3c64xx_init_io(NULL, 0);
672 s3c24xx_init_clocks(12000000);
673 s3c24xx_init_uarts(crag6410_uartcfgs, ARRAY_SIZE(crag6410_uartcfgs));
674
675 /* LCD type and Bypass set by bootloader */
676}
677
678static struct s3c_sdhci_platdata crag6410_hsmmc2_pdata = {
679 .max_width = 4,
680 .cd_type = S3C_SDHCI_CD_PERMANENT,
Mark Browna9294cd2011-12-30 13:44:36 +0900681 .host_caps = MMC_CAP_POWER_OFF_CARD,
Mark Browne1a3c742011-05-06 09:45:13 +0900682};
683
Mark Browne1a3c742011-05-06 09:45:13 +0900684static void crag6410_cfg_sdhci0(struct platform_device *dev, int width)
685{
686 /* Set all the necessary GPG pins to special-function 2 */
687 s3c_gpio_cfgrange_nopull(S3C64XX_GPG(0), 2 + width, S3C_GPIO_SFN(2));
688
689 /* force card-detected for prototype 0 */
690 s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_DOWN);
691}
692
693static struct s3c_sdhci_platdata crag6410_hsmmc0_pdata = {
694 .max_width = 4,
695 .cd_type = S3C_SDHCI_CD_INTERNAL,
696 .cfg_gpio = crag6410_cfg_sdhci0,
Mark Brownfb7f60f2011-12-30 13:44:31 +0900697 .host_caps = MMC_CAP_POWER_OFF_CARD,
Mark Browne1a3c742011-05-06 09:45:13 +0900698};
699
Mark Brown66211f92011-12-29 18:05:29 +0900700static const struct gpio_led gpio_leds[] = {
701 {
702 .name = "d13:green:",
703 .gpio = MMGPIO_GPIO_BASE + 0,
704 .default_state = LEDS_GPIO_DEFSTATE_ON,
705 },
706 {
707 .name = "d14:green:",
708 .gpio = MMGPIO_GPIO_BASE + 1,
709 .default_state = LEDS_GPIO_DEFSTATE_ON,
710 },
711 {
712 .name = "d15:green:",
713 .gpio = MMGPIO_GPIO_BASE + 2,
714 .default_state = LEDS_GPIO_DEFSTATE_ON,
715 },
716 {
717 .name = "d16:green:",
718 .gpio = MMGPIO_GPIO_BASE + 3,
719 .default_state = LEDS_GPIO_DEFSTATE_ON,
720 },
721 {
722 .name = "d17:green:",
723 .gpio = MMGPIO_GPIO_BASE + 4,
724 .default_state = LEDS_GPIO_DEFSTATE_ON,
725 },
726 {
727 .name = "d18:green:",
728 .gpio = MMGPIO_GPIO_BASE + 5,
729 .default_state = LEDS_GPIO_DEFSTATE_ON,
730 },
731 {
732 .name = "d19:green:",
733 .gpio = MMGPIO_GPIO_BASE + 6,
734 .default_state = LEDS_GPIO_DEFSTATE_ON,
735 },
736 {
737 .name = "d20:green:",
738 .gpio = MMGPIO_GPIO_BASE + 7,
739 .default_state = LEDS_GPIO_DEFSTATE_ON,
740 },
741};
742
743static const struct gpio_led_platform_data gpio_leds_pdata = {
744 .leds = gpio_leds,
745 .num_leds = ARRAY_SIZE(gpio_leds),
Mark Browne1a3c742011-05-06 09:45:13 +0900746};
747
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -0800748static struct s3c_hsotg_plat crag6410_hsotg_pdata;
749
Mark Browne1a3c742011-05-06 09:45:13 +0900750static void __init crag6410_machine_init(void)
751{
752 /* Open drain IRQs need pullups */
753 s3c_gpio_setpull(S3C64XX_GPM(0), S3C_GPIO_PULL_UP);
754 s3c_gpio_setpull(S3C64XX_GPN(0), S3C_GPIO_PULL_UP);
755
756 gpio_request(S3C64XX_GPB(0), "LCD power");
757 gpio_direction_output(S3C64XX_GPB(0), 0);
758
759 gpio_request(S3C64XX_GPF(14), "LCD PWM");
760 gpio_direction_output(S3C64XX_GPF(14), 0); /* turn off */
761
762 gpio_request(S3C64XX_GPB(1), "SD power");
763 gpio_direction_output(S3C64XX_GPB(1), 0);
764
765 gpio_request(S3C64XX_GPF(10), "nRESETSEL");
766 gpio_direction_output(S3C64XX_GPF(10), 1);
767
768 s3c_sdhci0_set_platdata(&crag6410_hsmmc0_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900769 s3c_sdhci2_set_platdata(&crag6410_hsmmc2_pdata);
770
771 s3c_i2c0_set_platdata(&i2c0_pdata);
Mark Brown8351c7a2011-12-02 14:29:07 +0900772 s3c_i2c1_set_platdata(&i2c1_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900773 s3c_fb_set_platdata(&crag6410_lcd_pdata);
Joonyoung Shim99f6e1f2012-03-07 04:23:47 -0800774 s3c_hsotg_set_platdata(&crag6410_hsotg_pdata);
Mark Browne1a3c742011-05-06 09:45:13 +0900775
776 i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
777 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
778
779 samsung_keypad_set_platdata(&crag6410_keypad_data);
Mark Brown6f042472012-03-07 04:27:50 -0800780 s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1);
Mark Browne1a3c742011-05-06 09:45:13 +0900781
782 platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices));
783
Mark Brown66211f92011-12-29 18:05:29 +0900784 gpio_led_register_device(-1, &gpio_leds_pdata);
785
Mark Brownae24c262011-06-22 13:08:13 +0900786 regulator_has_full_constraints();
787
Mark Brownc656c302011-12-08 23:27:48 +0100788 s3c64xx_pm_init();
Mark Browne1a3c742011-05-06 09:45:13 +0900789}
790
791MACHINE_START(WLF_CRAGG_6410, "Wolfson Cragganmore 6410")
792 /* Maintainer: Mark Brown <broonie@opensource.wolfsonmicro.com> */
Nicolas Pitre170a5902011-07-05 22:38:17 -0400793 .atag_offset = 0x100,
Mark Browne1a3c742011-05-06 09:45:13 +0900794 .init_irq = s3c6410_init_irq,
Jamie Iles774b51f2011-11-04 01:10:04 +0000795 .handle_irq = vic_handle_irq,
Mark Browne1a3c742011-05-06 09:45:13 +0900796 .map_io = crag6410_map_io,
797 .init_machine = crag6410_machine_init,
798 .timer = &s3c24xx_timer,
Kukjin Kimff84ded2012-01-03 14:03:30 +0100799 .restart = s3c64xx_restart,
Mark Browne1a3c742011-05-06 09:45:13 +0900800MACHINE_END