Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_oneplus_msm8996 / 9139acd1c4e5e545d4ba820f70400960126b2613 / . / arch / arm / boot / dts / dove.dtsi
blob: 61f391412a5a60cd3ae310c9576d057df97f9e98 [file] [log] [blame]
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]1/include/ "skeleton.dtsi"
2
3/ {
4 compatible = "marvell,dove";
5 model = "Marvell Armada 88AP510 SoC";
6
Sebastian Hesselbarth9139acd2012-11-19 10:39:55 +0100[diff] [blame^]7 aliases {
8 gpio0 = &gpio0;
9 gpio1 = &gpio1;
10 gpio2 = &gpio2;
11 };
12
Sebastian Hesselbarth138ee962012-09-25 02:02:16 +0200[diff] [blame]13 soc@f1000000 {
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]14 compatible = "simple-bus";
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]15 #address-cells = <1>;
16 #size-cells = <1>;
Sebastian Hesselbarth138ee962012-09-25 02:02:16 +0200[diff] [blame]17 interrupt-parent = <&intc>;
18
19 ranges = <0xc8000000 0xc8000000 0x0100000 /* CESA SRAM 1M */
20 0xe0000000 0xe0000000 0x8000000 /* PCIe0 Mem 128M */
21 0xe8000000 0xe8000000 0x8000000 /* PCIe1 Mem 128M */
22 0xf0000000 0xf0000000 0x0100000 /* ScratchPad 1M */
23 0x00000000 0xf1000000 0x1000000 /* SB/NB regs 16M */
24 0xf2000000 0xf2000000 0x0100000 /* PCIe0 I/O 1M */
25 0xf2100000 0xf2100000 0x0100000 /* PCIe0 I/O 1M */
26 0xf8000000 0xf8000000 0x8000000>; /* BootROM 128M */
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]27
Sebastian Hesselbarthfd57c652012-09-25 02:02:14 +0200[diff] [blame]28 l2: l2-cache {
29 compatible = "marvell,tauros2-cache";
30 marvell,tauros2-cache-features = <0>;
31 };
32
Sebastian Hesselbarth138ee962012-09-25 02:02:16 +0200[diff] [blame]33 intc: interrupt-controller {
34 compatible = "marvell,orion-intc";
35 interrupt-controller;
36 #interrupt-cells = <1>;
37 reg = <0x20204 0x04>, <0x20214 0x04>;
38 };
39
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]40 uart0: serial@12000 {
41 compatible = "ns16550a";
42 reg = <0x12000 0x100>;
43 reg-shift = <2>;
44 interrupts = <7>;
45 clock-frequency = <166666667>;
46 status = "disabled";
47 };
48
49 uart1: serial@12100 {
50 compatible = "ns16550a";
51 reg = <0x12100 0x100>;
52 reg-shift = <2>;
53 interrupts = <8>;
54 clock-frequency = <166666667>;
55 status = "disabled";
56 };
57
58 uart2: serial@12200 {
59 compatible = "ns16550a";
60 reg = <0x12000 0x100>;
61 reg-shift = <2>;
62 interrupts = <9>;
63 clock-frequency = <166666667>;
64 status = "disabled";
65 };
66
67 uart3: serial@12300 {
68 compatible = "ns16550a";
69 reg = <0x12100 0x100>;
70 reg-shift = <2>;
71 interrupts = <10>;
72 clock-frequency = <166666667>;
73 status = "disabled";
74 };
75
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]76 gpio0: gpio@d0400 {
77 compatible = "marvell,orion-gpio";
78 #gpio-cells = <2>;
79 gpio-controller;
80 reg = <0xd0400 0x20>;
Sebastian Hesselbarth9139acd2012-11-19 10:39:55 +0100[diff] [blame^]81 ngpios = <32>;
82 interrupt-controller;
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]83 interrupts = <12>, <13>, <14>, <60>;
84 };
85
86 gpio1: gpio@d0420 {
87 compatible = "marvell,orion-gpio";
88 #gpio-cells = <2>;
89 gpio-controller;
90 reg = <0xd0420 0x20>;
Sebastian Hesselbarth9139acd2012-11-19 10:39:55 +0100[diff] [blame^]91 ngpios = <32>;
92 interrupt-controller;
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]93 interrupts = <61>;
94 };
95
96 gpio2: gpio@e8400 {
97 compatible = "marvell,orion-gpio";
98 #gpio-cells = <2>;
99 gpio-controller;
100 reg = <0xe8400 0x0c>;
Sebastian Hesselbarth9139acd2012-11-19 10:39:55 +0100[diff] [blame^]101 ngpios = <8>;
102 };
103
104 pinctrl: pinctrl@d0200 {
105 compatible = "marvell,dove-pinctrl";
106 reg = <0xd0200 0x10>;
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]107 };
108
109 spi0: spi@10600 {
110 compatible = "marvell,orion-spi";
111 #address-cells = <1>;
112 #size-cells = <0>;
113 cell-index = <0>;
114 interrupts = <6>;
115 reg = <0x10600 0x28>;
116 status = "disabled";
117 };
118
119 spi1: spi@14600 {
120 compatible = "marvell,orion-spi";
121 #address-cells = <1>;
122 #size-cells = <0>;
123 cell-index = <1>;
124 interrupts = <5>;
125 reg = <0x14600 0x28>;
126 status = "disabled";
127 };
128
129 i2c0: i2c@11000 {
130 compatible = "marvell,mv64xxx-i2c";
131 reg = <0x11000 0x20>;
132 #address-cells = <1>;
133 #size-cells = <0>;
134 interrupts = <11>;
135 clock-frequency = <400000>;
136 timeout-ms = <1000>;
137 status = "disabled";
138 };
139
140 sdio0: sdio@92000 {
141 compatible = "marvell,dove-sdhci";
142 reg = <0x92000 0x100>;
143 interrupts = <35>, <37>;
144 status = "disabled";
145 };
146
147 sdio1: sdio@90000 {
148 compatible = "marvell,dove-sdhci";
149 reg = <0x90000 0x100>;
150 interrupts = <36>, <38>;
151 status = "disabled";
152 };
153
154 sata0: sata@a0000 {
155 compatible = "marvell,orion-sata";
156 reg = <0xa0000 0x2400>;
157 interrupts = <62>;
158 nr-ports = <1>;
159 status = "disabled";
160 };
Sebastian Hesselbartha4589262012-09-25 02:02:18 +0200[diff] [blame]161
162 crypto: crypto@30000 {
163 compatible = "marvell,orion-crypto";
164 reg = <0x30000 0x10000>,
165 <0xc8000000 0x800>;
166 reg-names = "regs", "sram";
167 interrupts = <31>;
168 status = "okay";
169 };
Sebastian Hesselbarth80a8b542012-08-15 19:07:34 +0200[diff] [blame]170 };
171};