Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_oneplus_msm8996 / 971a0cd6dcb6330c88fdc935944f1bbfe118ba00 / . / drivers / pinctrl / sh-pfc / pfc-sh7372.c
blob: 641f6ee59390fdf8a10e6d690b3873708947c7a1 [file] [log] [blame]
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1/*
2 * sh7372 processor support - PFC hardware block
3 *
4 * Copyright (C) 2010 Kuninori Morimoto <morimoto.kuninori@renesas.com>
5 *
6 * Based on
7 * sh7367 processor support - PFC hardware block
8 * Copyright (C) 2010 Magnus Damm
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; version 2 of the License.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22 */
23#include <linux/kernel.h>
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]24#include <mach/irqs.h>
25#include <mach/sh7372.h>
26
Laurent Pinchartc3323802012-12-15 23:51:55 +0100[diff] [blame]27#include "sh_pfc.h"
28
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]29#define CPU_ALL_PORT(fn, pfx, sfx) \
30 PORT_10(fn, pfx, sfx), PORT_90(fn, pfx, sfx), \
31 PORT_10(fn, pfx##10, sfx), PORT_10(fn, pfx##11, sfx), \
32 PORT_10(fn, pfx##12, sfx), PORT_10(fn, pfx##13, sfx), \
33 PORT_10(fn, pfx##14, sfx), PORT_10(fn, pfx##15, sfx), \
34 PORT_10(fn, pfx##16, sfx), PORT_10(fn, pfx##17, sfx), \
35 PORT_10(fn, pfx##18, sfx), PORT_1(fn, pfx##190, sfx)
36
37enum {
38 PINMUX_RESERVED = 0,
39
40 /* PORT0_DATA -> PORT190_DATA */
41 PINMUX_DATA_BEGIN,
42 PORT_ALL(DATA),
43 PINMUX_DATA_END,
44
45 /* PORT0_IN -> PORT190_IN */
46 PINMUX_INPUT_BEGIN,
47 PORT_ALL(IN),
48 PINMUX_INPUT_END,
49
50 /* PORT0_IN_PU -> PORT190_IN_PU */
51 PINMUX_INPUT_PULLUP_BEGIN,
52 PORT_ALL(IN_PU),
53 PINMUX_INPUT_PULLUP_END,
54
55 /* PORT0_IN_PD -> PORT190_IN_PD */
56 PINMUX_INPUT_PULLDOWN_BEGIN,
57 PORT_ALL(IN_PD),
58 PINMUX_INPUT_PULLDOWN_END,
59
60 /* PORT0_OUT -> PORT190_OUT */
61 PINMUX_OUTPUT_BEGIN,
62 PORT_ALL(OUT),
63 PINMUX_OUTPUT_END,
64
65 PINMUX_FUNCTION_BEGIN,
66 PORT_ALL(FN_IN), /* PORT0_FN_IN -> PORT190_FN_IN */
67 PORT_ALL(FN_OUT), /* PORT0_FN_OUT -> PORT190_FN_OUT */
68 PORT_ALL(FN0), /* PORT0_FN0 -> PORT190_FN0 */
69 PORT_ALL(FN1), /* PORT0_FN1 -> PORT190_FN1 */
70 PORT_ALL(FN2), /* PORT0_FN2 -> PORT190_FN2 */
71 PORT_ALL(FN3), /* PORT0_FN3 -> PORT190_FN3 */
72 PORT_ALL(FN4), /* PORT0_FN4 -> PORT190_FN4 */
73 PORT_ALL(FN5), /* PORT0_FN5 -> PORT190_FN5 */
74 PORT_ALL(FN6), /* PORT0_FN6 -> PORT190_FN6 */
75 PORT_ALL(FN7), /* PORT0_FN7 -> PORT190_FN7 */
76
77 MSEL1CR_31_0, MSEL1CR_31_1,
78 MSEL1CR_30_0, MSEL1CR_30_1,
79 MSEL1CR_29_0, MSEL1CR_29_1,
80 MSEL1CR_28_0, MSEL1CR_28_1,
81 MSEL1CR_27_0, MSEL1CR_27_1,
82 MSEL1CR_26_0, MSEL1CR_26_1,
83 MSEL1CR_16_0, MSEL1CR_16_1,
84 MSEL1CR_15_0, MSEL1CR_15_1,
85 MSEL1CR_14_0, MSEL1CR_14_1,
86 MSEL1CR_13_0, MSEL1CR_13_1,
87 MSEL1CR_12_0, MSEL1CR_12_1,
88 MSEL1CR_9_0, MSEL1CR_9_1,
89 MSEL1CR_8_0, MSEL1CR_8_1,
90 MSEL1CR_7_0, MSEL1CR_7_1,
91 MSEL1CR_6_0, MSEL1CR_6_1,
92 MSEL1CR_4_0, MSEL1CR_4_1,
93 MSEL1CR_3_0, MSEL1CR_3_1,
94 MSEL1CR_2_0, MSEL1CR_2_1,
95 MSEL1CR_0_0, MSEL1CR_0_1,
96
97 MSEL3CR_27_0, MSEL3CR_27_1,
98 MSEL3CR_26_0, MSEL3CR_26_1,
99 MSEL3CR_21_0, MSEL3CR_21_1,
100 MSEL3CR_20_0, MSEL3CR_20_1,
101 MSEL3CR_15_0, MSEL3CR_15_1,
102 MSEL3CR_9_0, MSEL3CR_9_1,
103 MSEL3CR_6_0, MSEL3CR_6_1,
104
105 MSEL4CR_19_0, MSEL4CR_19_1,
106 MSEL4CR_18_0, MSEL4CR_18_1,
107 MSEL4CR_17_0, MSEL4CR_17_1,
108 MSEL4CR_16_0, MSEL4CR_16_1,
109 MSEL4CR_15_0, MSEL4CR_15_1,
110 MSEL4CR_14_0, MSEL4CR_14_1,
111 MSEL4CR_10_0, MSEL4CR_10_1,
112 MSEL4CR_6_0, MSEL4CR_6_1,
113 MSEL4CR_4_0, MSEL4CR_4_1,
114 MSEL4CR_1_0, MSEL4CR_1_1,
115 PINMUX_FUNCTION_END,
116
117 PINMUX_MARK_BEGIN,
118
119 /* IRQ */
120 IRQ0_6_MARK, IRQ0_162_MARK, IRQ1_MARK, IRQ2_4_MARK,
121 IRQ2_5_MARK, IRQ3_8_MARK, IRQ3_16_MARK, IRQ4_17_MARK,
122 IRQ4_163_MARK, IRQ5_MARK, IRQ6_39_MARK, IRQ6_164_MARK,
123 IRQ7_40_MARK, IRQ7_167_MARK, IRQ8_41_MARK, IRQ8_168_MARK,
124 IRQ9_42_MARK, IRQ9_169_MARK, IRQ10_MARK, IRQ11_MARK,
125 IRQ12_80_MARK, IRQ12_137_MARK, IRQ13_81_MARK, IRQ13_145_MARK,
126 IRQ14_82_MARK, IRQ14_146_MARK, IRQ15_83_MARK, IRQ15_147_MARK,
127 IRQ16_84_MARK, IRQ16_170_MARK, IRQ17_MARK, IRQ18_MARK,
128 IRQ19_MARK, IRQ20_MARK, IRQ21_MARK, IRQ22_MARK,
129 IRQ23_MARK, IRQ24_MARK, IRQ25_MARK, IRQ26_121_MARK,
130 IRQ26_172_MARK, IRQ27_122_MARK, IRQ27_180_MARK, IRQ28_123_MARK,
131 IRQ28_181_MARK, IRQ29_129_MARK, IRQ29_182_MARK, IRQ30_130_MARK,
132 IRQ30_183_MARK, IRQ31_138_MARK, IRQ31_184_MARK,
133
134 /* MSIOF0 */
135 MSIOF0_TSYNC_MARK, MSIOF0_TSCK_MARK, MSIOF0_RXD_MARK,
136 MSIOF0_RSCK_MARK, MSIOF0_RSYNC_MARK, MSIOF0_MCK0_MARK,
137 MSIOF0_MCK1_MARK, MSIOF0_SS1_MARK, MSIOF0_SS2_MARK,
138 MSIOF0_TXD_MARK,
139
140 /* MSIOF1 */
141 MSIOF1_TSCK_39_MARK, MSIOF1_TSYNC_40_MARK,
142 MSIOF1_TSCK_88_MARK, MSIOF1_TSYNC_89_MARK,
143 MSIOF1_TXD_41_MARK, MSIOF1_RXD_42_MARK,
144 MSIOF1_TXD_90_MARK, MSIOF1_RXD_91_MARK,
145 MSIOF1_SS1_43_MARK, MSIOF1_SS2_44_MARK,
146 MSIOF1_SS1_92_MARK, MSIOF1_SS2_93_MARK,
147 MSIOF1_RSCK_MARK, MSIOF1_RSYNC_MARK,
148 MSIOF1_MCK0_MARK, MSIOF1_MCK1_MARK,
149
150 /* MSIOF2 */
151 MSIOF2_RSCK_MARK, MSIOF2_RSYNC_MARK, MSIOF2_MCK0_MARK,
152 MSIOF2_MCK1_MARK, MSIOF2_SS1_MARK, MSIOF2_SS2_MARK,
153 MSIOF2_TSYNC_MARK, MSIOF2_TSCK_MARK, MSIOF2_RXD_MARK,
154 MSIOF2_TXD_MARK,
155
156 /* BBIF1 */
157 BBIF1_RXD_MARK, BBIF1_TSYNC_MARK, BBIF1_TSCK_MARK,
158 BBIF1_TXD_MARK, BBIF1_RSCK_MARK, BBIF1_RSYNC_MARK,
159 BBIF1_FLOW_MARK, BB_RX_FLOW_N_MARK,
160
161 /* BBIF2 */
162 BBIF2_TSCK1_MARK, BBIF2_TSYNC1_MARK,
163 BBIF2_TXD1_MARK, BBIF2_RXD_MARK,
164
165 /* FSI */
166 FSIACK_MARK, FSIBCK_MARK, FSIAILR_MARK, FSIAIBT_MARK,
167 FSIAISLD_MARK, FSIAOMC_MARK, FSIAOLR_MARK, FSIAOBT_MARK,
168 FSIAOSLD_MARK, FSIASPDIF_11_MARK, FSIASPDIF_15_MARK,
169
170 /* FMSI */
171 FMSOCK_MARK, FMSOOLR_MARK, FMSIOLR_MARK, FMSOOBT_MARK,
172 FMSIOBT_MARK, FMSOSLD_MARK, FMSOILR_MARK, FMSIILR_MARK,
173 FMSOIBT_MARK, FMSIIBT_MARK, FMSISLD_MARK, FMSICK_MARK,
174
175 /* SCIFA0 */
176 SCIFA0_TXD_MARK, SCIFA0_RXD_MARK, SCIFA0_SCK_MARK,
177 SCIFA0_RTS_MARK, SCIFA0_CTS_MARK,
178
179 /* SCIFA1 */
180 SCIFA1_TXD_MARK, SCIFA1_RXD_MARK, SCIFA1_SCK_MARK,
181 SCIFA1_RTS_MARK, SCIFA1_CTS_MARK,
182
183 /* SCIFA2 */
184 SCIFA2_CTS1_MARK, SCIFA2_RTS1_MARK, SCIFA2_TXD1_MARK,
185 SCIFA2_RXD1_MARK, SCIFA2_SCK1_MARK,
186
187 /* SCIFA3 */
188 SCIFA3_CTS_43_MARK, SCIFA3_CTS_140_MARK, SCIFA3_RTS_44_MARK,
189 SCIFA3_RTS_141_MARK, SCIFA3_SCK_MARK, SCIFA3_TXD_MARK,
190 SCIFA3_RXD_MARK,
191
192 /* SCIFA4 */
193 SCIFA4_RXD_MARK, SCIFA4_TXD_MARK,
194
195 /* SCIFA5 */
196 SCIFA5_RXD_MARK, SCIFA5_TXD_MARK,
197
198 /* SCIFB */
199 SCIFB_SCK_MARK, SCIFB_RTS_MARK, SCIFB_CTS_MARK,
200 SCIFB_TXD_MARK, SCIFB_RXD_MARK,
201
202 /* CEU */
203 VIO_HD_MARK, VIO_CKO1_MARK, VIO_CKO2_MARK, VIO_VD_MARK,
204 VIO_CLK_MARK, VIO_FIELD_MARK, VIO_CKO_MARK,
205 VIO_D0_MARK, VIO_D1_MARK, VIO_D2_MARK, VIO_D3_MARK,
206 VIO_D4_MARK, VIO_D5_MARK, VIO_D6_MARK, VIO_D7_MARK,
207 VIO_D8_MARK, VIO_D9_MARK, VIO_D10_MARK, VIO_D11_MARK,
208 VIO_D12_MARK, VIO_D13_MARK, VIO_D14_MARK, VIO_D15_MARK,
209
210 /* USB0 */
211 IDIN_0_MARK, EXTLP_0_MARK, OVCN2_0_MARK, PWEN_0_MARK,
212 OVCN_0_MARK, VBUS0_0_MARK,
213
214 /* USB1 */
215 IDIN_1_18_MARK, IDIN_1_113_MARK,
216 PWEN_1_115_MARK, PWEN_1_138_MARK,
217 OVCN_1_114_MARK, OVCN_1_162_MARK,
218 EXTLP_1_MARK, OVCN2_1_MARK,
219 VBUS0_1_MARK,
220
221 /* GPIO */
222 GPI0_MARK, GPI1_MARK, GPO0_MARK, GPO1_MARK,
223
224 /* BSC */
225 BS_MARK, WE1_MARK,
226 CKO_MARK, WAIT_MARK, RDWR_MARK,
227
228 A0_MARK, A1_MARK, A2_MARK, A3_MARK,
229 A6_MARK, A7_MARK, A8_MARK, A9_MARK,
230 A10_MARK, A11_MARK, A12_MARK, A13_MARK,
231 A14_MARK, A15_MARK, A16_MARK, A17_MARK,
232 A18_MARK, A19_MARK, A20_MARK, A21_MARK,
233 A22_MARK, A23_MARK, A24_MARK, A25_MARK,
234 A26_MARK,
235
236 CS0_MARK, CS2_MARK, CS4_MARK,
237 CS5A_MARK, CS5B_MARK, CS6A_MARK,
238
239 /* BSC/FLCTL */
240 RD_FSC_MARK, WE0_FWE_MARK, A4_FOE_MARK, A5_FCDE_MARK,
241 D0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,
242 D4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,
243 D8_NAF8_MARK, D9_NAF9_MARK, D10_NAF10_MARK, D11_NAF11_MARK,
244 D12_NAF12_MARK, D13_NAF13_MARK, D14_NAF14_MARK, D15_NAF15_MARK,
245
246 /* MMCIF(1) */
247 MMCD0_0_MARK, MMCD0_1_MARK, MMCD0_2_MARK, MMCD0_3_MARK,
248 MMCD0_4_MARK, MMCD0_5_MARK, MMCD0_6_MARK, MMCD0_7_MARK,
249 MMCCMD0_MARK, MMCCLK0_MARK,
250
251 /* MMCIF(2) */
252 MMCD1_0_MARK, MMCD1_1_MARK, MMCD1_2_MARK, MMCD1_3_MARK,
253 MMCD1_4_MARK, MMCD1_5_MARK, MMCD1_6_MARK, MMCD1_7_MARK,
254 MMCCLK1_MARK, MMCCMD1_MARK,
255
256 /* SPU2 */
257 VINT_I_MARK,
258
259 /* FLCTL */
260 FCE1_MARK, FCE0_MARK, FRB_MARK,
261
262 /* HSI */
263 GP_RX_FLAG_MARK, GP_RX_DATA_MARK, GP_TX_READY_MARK,
264 GP_RX_WAKE_MARK, MP_TX_FLAG_MARK, MP_TX_DATA_MARK,
265 MP_RX_READY_MARK, MP_TX_WAKE_MARK,
266
267 /* MFI */
268 MFIv6_MARK,
269 MFIv4_MARK,
270
271 MEMC_CS0_MARK, MEMC_BUSCLK_MEMC_A0_MARK,
272 MEMC_CS1_MEMC_A1_MARK, MEMC_ADV_MEMC_DREQ0_MARK,
273 MEMC_WAIT_MEMC_DREQ1_MARK, MEMC_NOE_MARK,
274 MEMC_NWE_MARK, MEMC_INT_MARK,
275
276 MEMC_AD0_MARK, MEMC_AD1_MARK, MEMC_AD2_MARK,
277 MEMC_AD3_MARK, MEMC_AD4_MARK, MEMC_AD5_MARK,
278 MEMC_AD6_MARK, MEMC_AD7_MARK, MEMC_AD8_MARK,
279 MEMC_AD9_MARK, MEMC_AD10_MARK, MEMC_AD11_MARK,
280 MEMC_AD12_MARK, MEMC_AD13_MARK, MEMC_AD14_MARK,
281 MEMC_AD15_MARK,
282
283 /* SIM */
284 SIM_RST_MARK, SIM_CLK_MARK, SIM_D_MARK,
285
286 /* TPU */
287 TPU0TO0_MARK, TPU0TO1_MARK,
288 TPU0TO2_93_MARK, TPU0TO2_99_MARK,
289 TPU0TO3_MARK,
290
291 /* I2C2 */
292 I2C_SCL2_MARK, I2C_SDA2_MARK,
293
294 /* I2C3(1) */
295 I2C_SCL3_MARK, I2C_SDA3_MARK,
296
297 /* I2C3(2) */
298 I2C_SCL3S_MARK, I2C_SDA3S_MARK,
299
300 /* I2C4(2) */
301 I2C_SCL4_MARK, I2C_SDA4_MARK,
302
303 /* I2C4(2) */
304 I2C_SCL4S_MARK, I2C_SDA4S_MARK,
305
306 /* KEYSC */
307 KEYOUT0_MARK, KEYIN0_121_MARK, KEYIN0_136_MARK,
308 KEYOUT1_MARK, KEYIN1_122_MARK, KEYIN1_135_MARK,
309 KEYOUT2_MARK, KEYIN2_123_MARK, KEYIN2_134_MARK,
310 KEYOUT3_MARK, KEYIN3_124_MARK, KEYIN3_133_MARK,
311 KEYOUT4_MARK, KEYIN4_MARK,
312 KEYOUT5_MARK, KEYIN5_MARK,
313 KEYOUT6_MARK, KEYIN6_MARK,
314 KEYOUT7_MARK, KEYIN7_MARK,
315
316 /* LCDC */
317 LCDC0_SELECT_MARK,
318 LCDC1_SELECT_MARK,
319 LCDHSYN_MARK, LCDCS_MARK, LCDVSYN_MARK, LCDDCK_MARK,
320 LCDWR_MARK, LCDRD_MARK, LCDDISP_MARK, LCDRS_MARK,
321 LCDLCLK_MARK, LCDDON_MARK,
322
323 LCDD0_MARK, LCDD1_MARK, LCDD2_MARK, LCDD3_MARK,
324 LCDD4_MARK, LCDD5_MARK, LCDD6_MARK, LCDD7_MARK,
325 LCDD8_MARK, LCDD9_MARK, LCDD10_MARK, LCDD11_MARK,
326 LCDD12_MARK, LCDD13_MARK, LCDD14_MARK, LCDD15_MARK,
327 LCDD16_MARK, LCDD17_MARK, LCDD18_MARK, LCDD19_MARK,
328 LCDD20_MARK, LCDD21_MARK, LCDD22_MARK, LCDD23_MARK,
329
330 /* IRDA */
331 IRDA_OUT_MARK, IRDA_IN_MARK, IRDA_FIRSEL_MARK,
332 IROUT_139_MARK, IROUT_140_MARK,
333
334 /* TSIF1 */
335 TS0_1SELECT_MARK,
336 TS0_2SELECT_MARK,
337 TS1_1SELECT_MARK,
338 TS1_2SELECT_MARK,
339
340 TS_SPSYNC1_MARK, TS_SDAT1_MARK,
341 TS_SDEN1_MARK, TS_SCK1_MARK,
342
343 /* TSIF2 */
344 TS_SPSYNC2_MARK, TS_SDAT2_MARK,
345 TS_SDEN2_MARK, TS_SCK2_MARK,
346
347 /* HDMI */
348 HDMI_HPD_MARK, HDMI_CEC_MARK,
349
350 /* SDHI0 */
351 SDHICLK0_MARK, SDHICD0_MARK,
352 SDHICMD0_MARK, SDHIWP0_MARK,
353 SDHID0_0_MARK, SDHID0_1_MARK,
354 SDHID0_2_MARK, SDHID0_3_MARK,
355
356 /* SDHI1 */
357 SDHICLK1_MARK, SDHICMD1_MARK, SDHID1_0_MARK,
358 SDHID1_1_MARK, SDHID1_2_MARK, SDHID1_3_MARK,
359
360 /* SDHI2 */
361 SDHICLK2_MARK, SDHICMD2_MARK, SDHID2_0_MARK,
362 SDHID2_1_MARK, SDHID2_2_MARK, SDHID2_3_MARK,
363
364 /* SDENC */
365 SDENC_CPG_MARK,
366 SDENC_DV_CLKI_MARK,
367
368 PINMUX_MARK_END,
369};
370
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]371static const pinmux_enum_t pinmux_data[] = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]372
373 /* specify valid pin states for each pin in GPIO mode */
374 PORT_DATA_IO_PD(0), PORT_DATA_IO_PD(1),
375 PORT_DATA_O(2), PORT_DATA_I_PD(3),
376 PORT_DATA_I_PD(4), PORT_DATA_I_PD(5),
377 PORT_DATA_IO_PU_PD(6), PORT_DATA_I_PD(7),
378 PORT_DATA_IO_PD(8), PORT_DATA_O(9),
379
380 PORT_DATA_O(10), PORT_DATA_O(11),
381 PORT_DATA_IO_PU_PD(12), PORT_DATA_IO_PD(13),
382 PORT_DATA_IO_PD(14), PORT_DATA_O(15),
383 PORT_DATA_IO_PD(16), PORT_DATA_IO_PD(17),
384 PORT_DATA_I_PD(18), PORT_DATA_IO(19),
385
386 PORT_DATA_IO(20), PORT_DATA_IO(21),
387 PORT_DATA_IO(22), PORT_DATA_IO(23),
388 PORT_DATA_IO(24), PORT_DATA_IO(25),
389 PORT_DATA_IO(26), PORT_DATA_IO(27),
390 PORT_DATA_IO(28), PORT_DATA_IO(29),
391
392 PORT_DATA_IO(30), PORT_DATA_IO(31),
393 PORT_DATA_IO(32), PORT_DATA_IO(33),
394 PORT_DATA_IO(34), PORT_DATA_IO(35),
395 PORT_DATA_IO(36), PORT_DATA_IO(37),
396 PORT_DATA_IO(38), PORT_DATA_IO(39),
397
398 PORT_DATA_IO(40), PORT_DATA_IO(41),
399 PORT_DATA_IO(42), PORT_DATA_IO(43),
400 PORT_DATA_IO(44), PORT_DATA_IO(45),
401 PORT_DATA_IO_PU(46), PORT_DATA_IO_PU(47),
402 PORT_DATA_IO_PU(48), PORT_DATA_IO_PU(49),
403
404 PORT_DATA_IO_PU(50), PORT_DATA_IO_PU(51),
405 PORT_DATA_IO_PU(52), PORT_DATA_IO_PU(53),
406 PORT_DATA_IO_PU(54), PORT_DATA_IO_PU(55),
407 PORT_DATA_IO_PU(56), PORT_DATA_IO_PU(57),
408 PORT_DATA_IO_PU(58), PORT_DATA_IO_PU(59),
409
410 PORT_DATA_IO_PU(60), PORT_DATA_IO_PU(61),
411 PORT_DATA_IO(62), PORT_DATA_O(63),
412 PORT_DATA_O(64), PORT_DATA_IO_PU(65),
413 PORT_DATA_O(66), PORT_DATA_IO_PU(67), /*66?*/
414 PORT_DATA_O(68), PORT_DATA_IO(69),
415
416 PORT_DATA_IO(70), PORT_DATA_IO(71),
417 PORT_DATA_O(72), PORT_DATA_I_PU(73),
418 PORT_DATA_I_PU_PD(74), PORT_DATA_IO_PU_PD(75),
419 PORT_DATA_IO_PU_PD(76), PORT_DATA_IO_PU_PD(77),
420 PORT_DATA_IO_PU_PD(78), PORT_DATA_IO_PU_PD(79),
421
422 PORT_DATA_IO_PU_PD(80), PORT_DATA_IO_PU_PD(81),
423 PORT_DATA_IO_PU_PD(82), PORT_DATA_IO_PU_PD(83),
424 PORT_DATA_IO_PU_PD(84), PORT_DATA_IO_PU_PD(85),
425 PORT_DATA_IO_PU_PD(86), PORT_DATA_IO_PU_PD(87),
426 PORT_DATA_IO_PU_PD(88), PORT_DATA_IO_PU_PD(89),
427
428 PORT_DATA_IO_PU_PD(90), PORT_DATA_IO_PU_PD(91),
429 PORT_DATA_IO_PU_PD(92), PORT_DATA_IO_PU_PD(93),
430 PORT_DATA_IO_PU_PD(94), PORT_DATA_IO_PU_PD(95),
431 PORT_DATA_IO_PU(96), PORT_DATA_IO_PU_PD(97),
432 PORT_DATA_IO_PU_PD(98), PORT_DATA_O(99), /*99?*/
433
434 PORT_DATA_IO_PD(100), PORT_DATA_IO_PD(101),
435 PORT_DATA_IO_PD(102), PORT_DATA_IO_PD(103),
436 PORT_DATA_IO_PD(104), PORT_DATA_IO_PD(105),
437 PORT_DATA_IO_PU(106), PORT_DATA_IO_PU(107),
438 PORT_DATA_IO_PU(108), PORT_DATA_IO_PU(109),
439
440 PORT_DATA_IO_PU(110), PORT_DATA_IO_PU(111),
441 PORT_DATA_IO_PD(112), PORT_DATA_IO_PD(113),
442 PORT_DATA_IO_PU(114), PORT_DATA_IO_PU(115),
443 PORT_DATA_IO_PU(116), PORT_DATA_IO_PU(117),
444 PORT_DATA_IO_PU(118), PORT_DATA_IO_PU(119),
445
446 PORT_DATA_IO_PU(120), PORT_DATA_IO_PD(121),
447 PORT_DATA_IO_PD(122), PORT_DATA_IO_PD(123),
448 PORT_DATA_IO_PD(124), PORT_DATA_IO_PD(125),
449 PORT_DATA_IO_PD(126), PORT_DATA_IO_PD(127),
450 PORT_DATA_IO_PD(128), PORT_DATA_IO_PU_PD(129),
451
452 PORT_DATA_IO_PU_PD(130), PORT_DATA_IO_PU_PD(131),
453 PORT_DATA_IO_PU_PD(132), PORT_DATA_IO_PU_PD(133),
454 PORT_DATA_IO_PU_PD(134), PORT_DATA_IO_PU_PD(135),
455 PORT_DATA_IO_PD(136), PORT_DATA_IO_PD(137),
456 PORT_DATA_IO_PD(138), PORT_DATA_IO_PD(139),
457
458 PORT_DATA_IO_PD(140), PORT_DATA_IO_PD(141),
459 PORT_DATA_IO_PD(142), PORT_DATA_IO_PU_PD(143),
460 PORT_DATA_IO_PD(144), PORT_DATA_IO_PD(145),
461 PORT_DATA_IO_PD(146), PORT_DATA_IO_PD(147),
462 PORT_DATA_IO_PD(148), PORT_DATA_IO_PD(149),
463
464 PORT_DATA_IO_PD(150), PORT_DATA_IO_PD(151),
465 PORT_DATA_IO_PU_PD(152), PORT_DATA_I_PD(153),
466 PORT_DATA_IO_PU_PD(154), PORT_DATA_I_PD(155),
467 PORT_DATA_IO_PD(156), PORT_DATA_IO_PD(157),
468 PORT_DATA_I_PD(158), PORT_DATA_IO_PD(159),
469
470 PORT_DATA_O(160), PORT_DATA_IO_PD(161),
471 PORT_DATA_IO_PD(162), PORT_DATA_IO_PD(163),
472 PORT_DATA_I_PD(164), PORT_DATA_IO_PD(165),
473 PORT_DATA_I_PD(166), PORT_DATA_I_PD(167),
474 PORT_DATA_I_PD(168), PORT_DATA_I_PD(169),
475
476 PORT_DATA_I_PD(170), PORT_DATA_O(171),
477 PORT_DATA_IO_PU_PD(172), PORT_DATA_IO_PU_PD(173),
478 PORT_DATA_IO_PU_PD(174), PORT_DATA_IO_PU_PD(175),
479 PORT_DATA_IO_PU_PD(176), PORT_DATA_IO_PU_PD(177),
480 PORT_DATA_IO_PU_PD(178), PORT_DATA_O(179),
481
482 PORT_DATA_IO_PU_PD(180), PORT_DATA_IO_PU_PD(181),
483 PORT_DATA_IO_PU_PD(182), PORT_DATA_IO_PU_PD(183),
484 PORT_DATA_IO_PU_PD(184), PORT_DATA_O(185),
485 PORT_DATA_IO_PU_PD(186), PORT_DATA_IO_PU_PD(187),
486 PORT_DATA_IO_PU_PD(188), PORT_DATA_IO_PU_PD(189),
487
488 PORT_DATA_IO_PU_PD(190),
489
490 /* IRQ */
491 PINMUX_DATA(IRQ0_6_MARK, PORT6_FN0, MSEL1CR_0_0),
492 PINMUX_DATA(IRQ0_162_MARK, PORT162_FN0, MSEL1CR_0_1),
493 PINMUX_DATA(IRQ1_MARK, PORT12_FN0),
494 PINMUX_DATA(IRQ2_4_MARK, PORT4_FN0, MSEL1CR_2_0),
495 PINMUX_DATA(IRQ2_5_MARK, PORT5_FN0, MSEL1CR_2_1),
496 PINMUX_DATA(IRQ3_8_MARK, PORT8_FN0, MSEL1CR_3_0),
497 PINMUX_DATA(IRQ3_16_MARK, PORT16_FN0, MSEL1CR_3_1),
498 PINMUX_DATA(IRQ4_17_MARK, PORT17_FN0, MSEL1CR_4_0),
499 PINMUX_DATA(IRQ4_163_MARK, PORT163_FN0, MSEL1CR_4_1),
500 PINMUX_DATA(IRQ5_MARK, PORT18_FN0),
501 PINMUX_DATA(IRQ6_39_MARK, PORT39_FN0, MSEL1CR_6_0),
502 PINMUX_DATA(IRQ6_164_MARK, PORT164_FN0, MSEL1CR_6_1),
503 PINMUX_DATA(IRQ7_40_MARK, PORT40_FN0, MSEL1CR_7_1),
504 PINMUX_DATA(IRQ7_167_MARK, PORT167_FN0, MSEL1CR_7_0),
505 PINMUX_DATA(IRQ8_41_MARK, PORT41_FN0, MSEL1CR_8_1),
506 PINMUX_DATA(IRQ8_168_MARK, PORT168_FN0, MSEL1CR_8_0),
507 PINMUX_DATA(IRQ9_42_MARK, PORT42_FN0, MSEL1CR_9_0),
508 PINMUX_DATA(IRQ9_169_MARK, PORT169_FN0, MSEL1CR_9_1),
509 PINMUX_DATA(IRQ10_MARK, PORT65_FN0, MSEL1CR_9_1),
510 PINMUX_DATA(IRQ11_MARK, PORT67_FN0),
511 PINMUX_DATA(IRQ12_80_MARK, PORT80_FN0, MSEL1CR_12_0),
512 PINMUX_DATA(IRQ12_137_MARK, PORT137_FN0, MSEL1CR_12_1),
513 PINMUX_DATA(IRQ13_81_MARK, PORT81_FN0, MSEL1CR_13_0),
514 PINMUX_DATA(IRQ13_145_MARK, PORT145_FN0, MSEL1CR_13_1),
515 PINMUX_DATA(IRQ14_82_MARK, PORT82_FN0, MSEL1CR_14_0),
516 PINMUX_DATA(IRQ14_146_MARK, PORT146_FN0, MSEL1CR_14_1),
517 PINMUX_DATA(IRQ15_83_MARK, PORT83_FN0, MSEL1CR_15_0),
518 PINMUX_DATA(IRQ15_147_MARK, PORT147_FN0, MSEL1CR_15_1),
519 PINMUX_DATA(IRQ16_84_MARK, PORT84_FN0, MSEL1CR_16_0),
520 PINMUX_DATA(IRQ16_170_MARK, PORT170_FN0, MSEL1CR_16_1),
521 PINMUX_DATA(IRQ17_MARK, PORT85_FN0),
522 PINMUX_DATA(IRQ18_MARK, PORT86_FN0),
523 PINMUX_DATA(IRQ19_MARK, PORT87_FN0),
524 PINMUX_DATA(IRQ20_MARK, PORT92_FN0),
525 PINMUX_DATA(IRQ21_MARK, PORT93_FN0),
526 PINMUX_DATA(IRQ22_MARK, PORT94_FN0),
527 PINMUX_DATA(IRQ23_MARK, PORT95_FN0),
528 PINMUX_DATA(IRQ24_MARK, PORT112_FN0),
529 PINMUX_DATA(IRQ25_MARK, PORT119_FN0),
530 PINMUX_DATA(IRQ26_121_MARK, PORT121_FN0, MSEL1CR_26_1),
531 PINMUX_DATA(IRQ26_172_MARK, PORT172_FN0, MSEL1CR_26_0),
532 PINMUX_DATA(IRQ27_122_MARK, PORT122_FN0, MSEL1CR_27_1),
533 PINMUX_DATA(IRQ27_180_MARK, PORT180_FN0, MSEL1CR_27_0),
534 PINMUX_DATA(IRQ28_123_MARK, PORT123_FN0, MSEL1CR_28_1),
535 PINMUX_DATA(IRQ28_181_MARK, PORT181_FN0, MSEL1CR_28_0),
536 PINMUX_DATA(IRQ29_129_MARK, PORT129_FN0, MSEL1CR_29_1),
537 PINMUX_DATA(IRQ29_182_MARK, PORT182_FN0, MSEL1CR_29_0),
538 PINMUX_DATA(IRQ30_130_MARK, PORT130_FN0, MSEL1CR_30_1),
539 PINMUX_DATA(IRQ30_183_MARK, PORT183_FN0, MSEL1CR_30_0),
540 PINMUX_DATA(IRQ31_138_MARK, PORT138_FN0, MSEL1CR_31_1),
541 PINMUX_DATA(IRQ31_184_MARK, PORT184_FN0, MSEL1CR_31_0),
542
543 /* Function 1 */
544 PINMUX_DATA(BBIF2_TSCK1_MARK, PORT0_FN1),
545 PINMUX_DATA(BBIF2_TSYNC1_MARK, PORT1_FN1),
546 PINMUX_DATA(BBIF2_TXD1_MARK, PORT2_FN1),
547 PINMUX_DATA(BBIF2_RXD_MARK, PORT3_FN1),
548 PINMUX_DATA(FSIACK_MARK, PORT4_FN1),
549 PINMUX_DATA(FSIAILR_MARK, PORT5_FN1),
550 PINMUX_DATA(FSIAIBT_MARK, PORT6_FN1),
551 PINMUX_DATA(FSIAISLD_MARK, PORT7_FN1),
552 PINMUX_DATA(FSIAOMC_MARK, PORT8_FN1),
553 PINMUX_DATA(FSIAOLR_MARK, PORT9_FN1),
554 PINMUX_DATA(FSIAOBT_MARK, PORT10_FN1),
555 PINMUX_DATA(FSIAOSLD_MARK, PORT11_FN1),
556 PINMUX_DATA(FMSOCK_MARK, PORT12_FN1),
557 PINMUX_DATA(FMSOOLR_MARK, PORT13_FN1),
558 PINMUX_DATA(FMSOOBT_MARK, PORT14_FN1),
559 PINMUX_DATA(FMSOSLD_MARK, PORT15_FN1),
560 PINMUX_DATA(FMSOILR_MARK, PORT16_FN1),
561 PINMUX_DATA(FMSOIBT_MARK, PORT17_FN1),
562 PINMUX_DATA(FMSISLD_MARK, PORT18_FN1),
563 PINMUX_DATA(A0_MARK, PORT19_FN1),
564 PINMUX_DATA(A1_MARK, PORT20_FN1),
565 PINMUX_DATA(A2_MARK, PORT21_FN1),
566 PINMUX_DATA(A3_MARK, PORT22_FN1),
567 PINMUX_DATA(A4_FOE_MARK, PORT23_FN1),
568 PINMUX_DATA(A5_FCDE_MARK, PORT24_FN1),
569 PINMUX_DATA(A6_MARK, PORT25_FN1),
570 PINMUX_DATA(A7_MARK, PORT26_FN1),
571 PINMUX_DATA(A8_MARK, PORT27_FN1),
572 PINMUX_DATA(A9_MARK, PORT28_FN1),
573 PINMUX_DATA(A10_MARK, PORT29_FN1),
574 PINMUX_DATA(A11_MARK, PORT30_FN1),
575 PINMUX_DATA(A12_MARK, PORT31_FN1),
576 PINMUX_DATA(A13_MARK, PORT32_FN1),
577 PINMUX_DATA(A14_MARK, PORT33_FN1),
578 PINMUX_DATA(A15_MARK, PORT34_FN1),
579 PINMUX_DATA(A16_MARK, PORT35_FN1),
580 PINMUX_DATA(A17_MARK, PORT36_FN1),
581 PINMUX_DATA(A18_MARK, PORT37_FN1),
582 PINMUX_DATA(A19_MARK, PORT38_FN1),
583 PINMUX_DATA(A20_MARK, PORT39_FN1),
584 PINMUX_DATA(A21_MARK, PORT40_FN1),
585 PINMUX_DATA(A22_MARK, PORT41_FN1),
586 PINMUX_DATA(A23_MARK, PORT42_FN1),
587 PINMUX_DATA(A24_MARK, PORT43_FN1),
588 PINMUX_DATA(A25_MARK, PORT44_FN1),
589 PINMUX_DATA(A26_MARK, PORT45_FN1),
590 PINMUX_DATA(D0_NAF0_MARK, PORT46_FN1),
591 PINMUX_DATA(D1_NAF1_MARK, PORT47_FN1),
592 PINMUX_DATA(D2_NAF2_MARK, PORT48_FN1),
593 PINMUX_DATA(D3_NAF3_MARK, PORT49_FN1),
594 PINMUX_DATA(D4_NAF4_MARK, PORT50_FN1),
595 PINMUX_DATA(D5_NAF5_MARK, PORT51_FN1),
596 PINMUX_DATA(D6_NAF6_MARK, PORT52_FN1),
597 PINMUX_DATA(D7_NAF7_MARK, PORT53_FN1),
598 PINMUX_DATA(D8_NAF8_MARK, PORT54_FN1),
599 PINMUX_DATA(D9_NAF9_MARK, PORT55_FN1),
600 PINMUX_DATA(D10_NAF10_MARK, PORT56_FN1),
601 PINMUX_DATA(D11_NAF11_MARK, PORT57_FN1),
602 PINMUX_DATA(D12_NAF12_MARK, PORT58_FN1),
603 PINMUX_DATA(D13_NAF13_MARK, PORT59_FN1),
604 PINMUX_DATA(D14_NAF14_MARK, PORT60_FN1),
605 PINMUX_DATA(D15_NAF15_MARK, PORT61_FN1),
606 PINMUX_DATA(CS0_MARK, PORT62_FN1),
607 PINMUX_DATA(CS2_MARK, PORT63_FN1),
608 PINMUX_DATA(CS4_MARK, PORT64_FN1),
609 PINMUX_DATA(CS5A_MARK, PORT65_FN1),
610 PINMUX_DATA(CS5B_MARK, PORT66_FN1),
611 PINMUX_DATA(CS6A_MARK, PORT67_FN1),
612 PINMUX_DATA(FCE0_MARK, PORT68_FN1),
613 PINMUX_DATA(RD_FSC_MARK, PORT69_FN1),
614 PINMUX_DATA(WE0_FWE_MARK, PORT70_FN1),
615 PINMUX_DATA(WE1_MARK, PORT71_FN1),
616 PINMUX_DATA(CKO_MARK, PORT72_FN1),
617 PINMUX_DATA(FRB_MARK, PORT73_FN1),
618 PINMUX_DATA(WAIT_MARK, PORT74_FN1),
619 PINMUX_DATA(RDWR_MARK, PORT75_FN1),
620 PINMUX_DATA(MEMC_AD0_MARK, PORT76_FN1),
621 PINMUX_DATA(MEMC_AD1_MARK, PORT77_FN1),
622 PINMUX_DATA(MEMC_AD2_MARK, PORT78_FN1),
623 PINMUX_DATA(MEMC_AD3_MARK, PORT79_FN1),
624 PINMUX_DATA(MEMC_AD4_MARK, PORT80_FN1),
625 PINMUX_DATA(MEMC_AD5_MARK, PORT81_FN1),
626 PINMUX_DATA(MEMC_AD6_MARK, PORT82_FN1),
627 PINMUX_DATA(MEMC_AD7_MARK, PORT83_FN1),
628 PINMUX_DATA(MEMC_AD8_MARK, PORT84_FN1),
629 PINMUX_DATA(MEMC_AD9_MARK, PORT85_FN1),
630 PINMUX_DATA(MEMC_AD10_MARK, PORT86_FN1),
631 PINMUX_DATA(MEMC_AD11_MARK, PORT87_FN1),
632 PINMUX_DATA(MEMC_AD12_MARK, PORT88_FN1),
633 PINMUX_DATA(MEMC_AD13_MARK, PORT89_FN1),
634 PINMUX_DATA(MEMC_AD14_MARK, PORT90_FN1),
635 PINMUX_DATA(MEMC_AD15_MARK, PORT91_FN1),
636 PINMUX_DATA(MEMC_CS0_MARK, PORT92_FN1),
637 PINMUX_DATA(MEMC_BUSCLK_MEMC_A0_MARK, PORT93_FN1),
638 PINMUX_DATA(MEMC_CS1_MEMC_A1_MARK, PORT94_FN1),
639 PINMUX_DATA(MEMC_ADV_MEMC_DREQ0_MARK, PORT95_FN1),
640 PINMUX_DATA(MEMC_WAIT_MEMC_DREQ1_MARK, PORT96_FN1),
641 PINMUX_DATA(MEMC_NOE_MARK, PORT97_FN1),
642 PINMUX_DATA(MEMC_NWE_MARK, PORT98_FN1),
643 PINMUX_DATA(MEMC_INT_MARK, PORT99_FN1),
644 PINMUX_DATA(VIO_VD_MARK, PORT100_FN1),
645 PINMUX_DATA(VIO_HD_MARK, PORT101_FN1),
646 PINMUX_DATA(VIO_D0_MARK, PORT102_FN1),
647 PINMUX_DATA(VIO_D1_MARK, PORT103_FN1),
648 PINMUX_DATA(VIO_D2_MARK, PORT104_FN1),
649 PINMUX_DATA(VIO_D3_MARK, PORT105_FN1),
650 PINMUX_DATA(VIO_D4_MARK, PORT106_FN1),
651 PINMUX_DATA(VIO_D5_MARK, PORT107_FN1),
652 PINMUX_DATA(VIO_D6_MARK, PORT108_FN1),
653 PINMUX_DATA(VIO_D7_MARK, PORT109_FN1),
654 PINMUX_DATA(VIO_D8_MARK, PORT110_FN1),
655 PINMUX_DATA(VIO_D9_MARK, PORT111_FN1),
656 PINMUX_DATA(VIO_D10_MARK, PORT112_FN1),
657 PINMUX_DATA(VIO_D11_MARK, PORT113_FN1),
658 PINMUX_DATA(VIO_D12_MARK, PORT114_FN1),
659 PINMUX_DATA(VIO_D13_MARK, PORT115_FN1),
660 PINMUX_DATA(VIO_D14_MARK, PORT116_FN1),
661 PINMUX_DATA(VIO_D15_MARK, PORT117_FN1),
662 PINMUX_DATA(VIO_CLK_MARK, PORT118_FN1),
663 PINMUX_DATA(VIO_FIELD_MARK, PORT119_FN1),
664 PINMUX_DATA(VIO_CKO_MARK, PORT120_FN1),
665 PINMUX_DATA(LCDD0_MARK, PORT121_FN1),
666 PINMUX_DATA(LCDD1_MARK, PORT122_FN1),
667 PINMUX_DATA(LCDD2_MARK, PORT123_FN1),
668 PINMUX_DATA(LCDD3_MARK, PORT124_FN1),
669 PINMUX_DATA(LCDD4_MARK, PORT125_FN1),
670 PINMUX_DATA(LCDD5_MARK, PORT126_FN1),
671 PINMUX_DATA(LCDD6_MARK, PORT127_FN1),
672 PINMUX_DATA(LCDD7_MARK, PORT128_FN1),
673 PINMUX_DATA(LCDD8_MARK, PORT129_FN1),
674 PINMUX_DATA(LCDD9_MARK, PORT130_FN1),
675 PINMUX_DATA(LCDD10_MARK, PORT131_FN1),
676 PINMUX_DATA(LCDD11_MARK, PORT132_FN1),
677 PINMUX_DATA(LCDD12_MARK, PORT133_FN1),
678 PINMUX_DATA(LCDD13_MARK, PORT134_FN1),
679 PINMUX_DATA(LCDD14_MARK, PORT135_FN1),
680 PINMUX_DATA(LCDD15_MARK, PORT136_FN1),
681 PINMUX_DATA(LCDD16_MARK, PORT137_FN1),
682 PINMUX_DATA(LCDD17_MARK, PORT138_FN1),
683 PINMUX_DATA(LCDD18_MARK, PORT139_FN1),
684 PINMUX_DATA(LCDD19_MARK, PORT140_FN1),
685 PINMUX_DATA(LCDD20_MARK, PORT141_FN1),
686 PINMUX_DATA(LCDD21_MARK, PORT142_FN1),
687 PINMUX_DATA(LCDD22_MARK, PORT143_FN1),
688 PINMUX_DATA(LCDD23_MARK, PORT144_FN1),
689 PINMUX_DATA(LCDHSYN_MARK, PORT145_FN1),
690 PINMUX_DATA(LCDVSYN_MARK, PORT146_FN1),
691 PINMUX_DATA(LCDDCK_MARK, PORT147_FN1),
692 PINMUX_DATA(LCDRD_MARK, PORT148_FN1),
693 PINMUX_DATA(LCDDISP_MARK, PORT149_FN1),
694 PINMUX_DATA(LCDLCLK_MARK, PORT150_FN1),
695 PINMUX_DATA(LCDDON_MARK, PORT151_FN1),
696 PINMUX_DATA(SCIFA0_TXD_MARK, PORT152_FN1),
697 PINMUX_DATA(SCIFA0_RXD_MARK, PORT153_FN1),
698 PINMUX_DATA(SCIFA1_TXD_MARK, PORT154_FN1),
699 PINMUX_DATA(SCIFA1_RXD_MARK, PORT155_FN1),
700 PINMUX_DATA(TS_SPSYNC1_MARK, PORT156_FN1),
701 PINMUX_DATA(TS_SDAT1_MARK, PORT157_FN1),
702 PINMUX_DATA(TS_SDEN1_MARK, PORT158_FN1),
703 PINMUX_DATA(TS_SCK1_MARK, PORT159_FN1),
704 PINMUX_DATA(TPU0TO0_MARK, PORT160_FN1),
705 PINMUX_DATA(TPU0TO1_MARK, PORT161_FN1),
706 PINMUX_DATA(SCIFB_SCK_MARK, PORT162_FN1),
707 PINMUX_DATA(SCIFB_RTS_MARK, PORT163_FN1),
708 PINMUX_DATA(SCIFB_CTS_MARK, PORT164_FN1),
709 PINMUX_DATA(SCIFB_TXD_MARK, PORT165_FN1),
710 PINMUX_DATA(SCIFB_RXD_MARK, PORT166_FN1),
711 PINMUX_DATA(VBUS0_0_MARK, PORT167_FN1),
712 PINMUX_DATA(VBUS0_1_MARK, PORT168_FN1),
713 PINMUX_DATA(HDMI_HPD_MARK, PORT169_FN1),
714 PINMUX_DATA(HDMI_CEC_MARK, PORT170_FN1),
715 PINMUX_DATA(SDHICLK0_MARK, PORT171_FN1),
716 PINMUX_DATA(SDHICD0_MARK, PORT172_FN1),
717 PINMUX_DATA(SDHID0_0_MARK, PORT173_FN1),
718 PINMUX_DATA(SDHID0_1_MARK, PORT174_FN1),
719 PINMUX_DATA(SDHID0_2_MARK, PORT175_FN1),
720 PINMUX_DATA(SDHID0_3_MARK, PORT176_FN1),
721 PINMUX_DATA(SDHICMD0_MARK, PORT177_FN1),
722 PINMUX_DATA(SDHIWP0_MARK, PORT178_FN1),
723 PINMUX_DATA(SDHICLK1_MARK, PORT179_FN1),
724 PINMUX_DATA(SDHID1_0_MARK, PORT180_FN1),
725 PINMUX_DATA(SDHID1_1_MARK, PORT181_FN1),
726 PINMUX_DATA(SDHID1_2_MARK, PORT182_FN1),
727 PINMUX_DATA(SDHID1_3_MARK, PORT183_FN1),
728 PINMUX_DATA(SDHICMD1_MARK, PORT184_FN1),
729 PINMUX_DATA(SDHICLK2_MARK, PORT185_FN1),
730 PINMUX_DATA(SDHID2_0_MARK, PORT186_FN1),
731 PINMUX_DATA(SDHID2_1_MARK, PORT187_FN1),
732 PINMUX_DATA(SDHID2_2_MARK, PORT188_FN1),
733 PINMUX_DATA(SDHID2_3_MARK, PORT189_FN1),
734 PINMUX_DATA(SDHICMD2_MARK, PORT190_FN1),
735
736 /* Function 2 */
737 PINMUX_DATA(FSIBCK_MARK, PORT4_FN2),
738 PINMUX_DATA(SCIFA4_RXD_MARK, PORT5_FN2),
739 PINMUX_DATA(SCIFA4_TXD_MARK, PORT6_FN2),
740 PINMUX_DATA(SCIFA5_RXD_MARK, PORT8_FN2),
741 PINMUX_DATA(FSIASPDIF_11_MARK, PORT11_FN2),
742 PINMUX_DATA(SCIFA5_TXD_MARK, PORT12_FN2),
743 PINMUX_DATA(FMSIOLR_MARK, PORT13_FN2),
744 PINMUX_DATA(FMSIOBT_MARK, PORT14_FN2),
745 PINMUX_DATA(FSIASPDIF_15_MARK, PORT15_FN2),
746 PINMUX_DATA(FMSIILR_MARK, PORT16_FN2),
747 PINMUX_DATA(FMSIIBT_MARK, PORT17_FN2),
748 PINMUX_DATA(BS_MARK, PORT19_FN2),
749 PINMUX_DATA(MSIOF0_TSYNC_MARK, PORT36_FN2),
750 PINMUX_DATA(MSIOF0_TSCK_MARK, PORT37_FN2),
751 PINMUX_DATA(MSIOF0_RXD_MARK, PORT38_FN2),
752 PINMUX_DATA(MSIOF0_RSCK_MARK, PORT39_FN2),
753 PINMUX_DATA(MSIOF0_RSYNC_MARK, PORT40_FN2),
754 PINMUX_DATA(MSIOF0_MCK0_MARK, PORT41_FN2),
755 PINMUX_DATA(MSIOF0_MCK1_MARK, PORT42_FN2),
756 PINMUX_DATA(MSIOF0_SS1_MARK, PORT43_FN2),
757 PINMUX_DATA(MSIOF0_SS2_MARK, PORT44_FN2),
758 PINMUX_DATA(MSIOF0_TXD_MARK, PORT45_FN2),
759 PINMUX_DATA(FMSICK_MARK, PORT65_FN2),
760 PINMUX_DATA(FCE1_MARK, PORT66_FN2),
761 PINMUX_DATA(BBIF1_RXD_MARK, PORT76_FN2),
762 PINMUX_DATA(BBIF1_TSYNC_MARK, PORT77_FN2),
763 PINMUX_DATA(BBIF1_TSCK_MARK, PORT78_FN2),
764 PINMUX_DATA(BBIF1_TXD_MARK, PORT79_FN2),
765 PINMUX_DATA(BBIF1_RSCK_MARK, PORT80_FN2),
766 PINMUX_DATA(BBIF1_RSYNC_MARK, PORT81_FN2),
767 PINMUX_DATA(BBIF1_FLOW_MARK, PORT82_FN2),
768 PINMUX_DATA(BB_RX_FLOW_N_MARK, PORT83_FN2),
769 PINMUX_DATA(MSIOF1_RSCK_MARK, PORT84_FN2),
770 PINMUX_DATA(MSIOF1_RSYNC_MARK, PORT85_FN2),
771 PINMUX_DATA(MSIOF1_MCK0_MARK, PORT86_FN2),
772 PINMUX_DATA(MSIOF1_MCK1_MARK, PORT87_FN2),
773 PINMUX_DATA(MSIOF1_TSCK_88_MARK, PORT88_FN2, MSEL4CR_10_1),
774 PINMUX_DATA(MSIOF1_TSYNC_89_MARK, PORT89_FN2, MSEL4CR_10_1),
775 PINMUX_DATA(MSIOF1_TXD_90_MARK, PORT90_FN2, MSEL4CR_10_1),
776 PINMUX_DATA(MSIOF1_RXD_91_MARK, PORT91_FN2, MSEL4CR_10_1),
777 PINMUX_DATA(MSIOF1_SS1_92_MARK, PORT92_FN2, MSEL4CR_10_1),
778 PINMUX_DATA(MSIOF1_SS2_93_MARK, PORT93_FN2, MSEL4CR_10_1),
779 PINMUX_DATA(SCIFA2_CTS1_MARK, PORT94_FN2),
780 PINMUX_DATA(SCIFA2_RTS1_MARK, PORT95_FN2),
781 PINMUX_DATA(SCIFA2_TXD1_MARK, PORT96_FN2),
782 PINMUX_DATA(SCIFA2_RXD1_MARK, PORT97_FN2),
783 PINMUX_DATA(SCIFA2_SCK1_MARK, PORT98_FN2),
784 PINMUX_DATA(I2C_SCL2_MARK, PORT110_FN2),
785 PINMUX_DATA(I2C_SDA2_MARK, PORT111_FN2),
786 PINMUX_DATA(I2C_SCL3_MARK, PORT114_FN2, MSEL4CR_16_1),
787 PINMUX_DATA(I2C_SDA3_MARK, PORT115_FN2, MSEL4CR_16_1),
788 PINMUX_DATA(I2C_SCL4_MARK, PORT116_FN2, MSEL4CR_17_1),
789 PINMUX_DATA(I2C_SDA4_MARK, PORT117_FN2, MSEL4CR_17_1),
790 PINMUX_DATA(MSIOF2_RSCK_MARK, PORT134_FN2),
791 PINMUX_DATA(MSIOF2_RSYNC_MARK, PORT135_FN2),
792 PINMUX_DATA(MSIOF2_MCK0_MARK, PORT136_FN2),
793 PINMUX_DATA(MSIOF2_MCK1_MARK, PORT137_FN2),
794 PINMUX_DATA(MSIOF2_SS1_MARK, PORT138_FN2),
795 PINMUX_DATA(MSIOF2_SS2_MARK, PORT139_FN2),
796 PINMUX_DATA(SCIFA3_CTS_140_MARK, PORT140_FN2, MSEL3CR_9_1),
797 PINMUX_DATA(SCIFA3_RTS_141_MARK, PORT141_FN2),
798 PINMUX_DATA(SCIFA3_SCK_MARK, PORT142_FN2),
799 PINMUX_DATA(SCIFA3_TXD_MARK, PORT143_FN2),
800 PINMUX_DATA(SCIFA3_RXD_MARK, PORT144_FN2),
801 PINMUX_DATA(MSIOF2_TSYNC_MARK, PORT148_FN2),
802 PINMUX_DATA(MSIOF2_TSCK_MARK, PORT149_FN2),
803 PINMUX_DATA(MSIOF2_RXD_MARK, PORT150_FN2),
804 PINMUX_DATA(MSIOF2_TXD_MARK, PORT151_FN2),
805 PINMUX_DATA(SCIFA0_SCK_MARK, PORT156_FN2),
806 PINMUX_DATA(SCIFA0_RTS_MARK, PORT157_FN2),
807 PINMUX_DATA(SCIFA0_CTS_MARK, PORT158_FN2),
808 PINMUX_DATA(SCIFA1_SCK_MARK, PORT159_FN2),
809 PINMUX_DATA(SCIFA1_RTS_MARK, PORT160_FN2),
810 PINMUX_DATA(SCIFA1_CTS_MARK, PORT161_FN2),
811
812 /* Function 3 */
813 PINMUX_DATA(VIO_CKO1_MARK, PORT16_FN3),
814 PINMUX_DATA(VIO_CKO2_MARK, PORT17_FN3),
815 PINMUX_DATA(IDIN_1_18_MARK, PORT18_FN3, MSEL4CR_14_1),
816 PINMUX_DATA(MSIOF1_TSCK_39_MARK, PORT39_FN3, MSEL4CR_10_0),
817 PINMUX_DATA(MSIOF1_TSYNC_40_MARK, PORT40_FN3, MSEL4CR_10_0),
818 PINMUX_DATA(MSIOF1_TXD_41_MARK, PORT41_FN3, MSEL4CR_10_0),
819 PINMUX_DATA(MSIOF1_RXD_42_MARK, PORT42_FN3, MSEL4CR_10_0),
820 PINMUX_DATA(MSIOF1_SS1_43_MARK, PORT43_FN3, MSEL4CR_10_0),
821 PINMUX_DATA(MSIOF1_SS2_44_MARK, PORT44_FN3, MSEL4CR_10_0),
822 PINMUX_DATA(MMCD1_0_MARK, PORT54_FN3, MSEL4CR_15_1),
823 PINMUX_DATA(MMCD1_1_MARK, PORT55_FN3, MSEL4CR_15_1),
824 PINMUX_DATA(MMCD1_2_MARK, PORT56_FN3, MSEL4CR_15_1),
825 PINMUX_DATA(MMCD1_3_MARK, PORT57_FN3, MSEL4CR_15_1),
826 PINMUX_DATA(MMCD1_4_MARK, PORT58_FN3, MSEL4CR_15_1),
827 PINMUX_DATA(MMCD1_5_MARK, PORT59_FN3, MSEL4CR_15_1),
828 PINMUX_DATA(MMCD1_6_MARK, PORT60_FN3, MSEL4CR_15_1),
829 PINMUX_DATA(MMCD1_7_MARK, PORT61_FN3, MSEL4CR_15_1),
830 PINMUX_DATA(VINT_I_MARK, PORT65_FN3),
831 PINMUX_DATA(MMCCLK1_MARK, PORT66_FN3, MSEL4CR_15_1),
832 PINMUX_DATA(MMCCMD1_MARK, PORT67_FN3, MSEL4CR_15_1),
833 PINMUX_DATA(TPU0TO2_93_MARK, PORT93_FN3),
834 PINMUX_DATA(TPU0TO2_99_MARK, PORT99_FN3),
835 PINMUX_DATA(TPU0TO3_MARK, PORT112_FN3),
836 PINMUX_DATA(IDIN_0_MARK, PORT113_FN3),
837 PINMUX_DATA(EXTLP_0_MARK, PORT114_FN3),
838 PINMUX_DATA(OVCN2_0_MARK, PORT115_FN3),
839 PINMUX_DATA(PWEN_0_MARK, PORT116_FN3),
840 PINMUX_DATA(OVCN_0_MARK, PORT117_FN3),
841 PINMUX_DATA(KEYOUT7_MARK, PORT121_FN3),
842 PINMUX_DATA(KEYOUT6_MARK, PORT122_FN3),
843 PINMUX_DATA(KEYOUT5_MARK, PORT123_FN3),
844 PINMUX_DATA(KEYOUT4_MARK, PORT124_FN3),
845 PINMUX_DATA(KEYOUT3_MARK, PORT125_FN3),
846 PINMUX_DATA(KEYOUT2_MARK, PORT126_FN3),
847 PINMUX_DATA(KEYOUT1_MARK, PORT127_FN3),
848 PINMUX_DATA(KEYOUT0_MARK, PORT128_FN3),
849 PINMUX_DATA(KEYIN7_MARK, PORT129_FN3),
850 PINMUX_DATA(KEYIN6_MARK, PORT130_FN3),
851 PINMUX_DATA(KEYIN5_MARK, PORT131_FN3),
852 PINMUX_DATA(KEYIN4_MARK, PORT132_FN3),
853 PINMUX_DATA(KEYIN3_133_MARK, PORT133_FN3, MSEL4CR_18_0),
854 PINMUX_DATA(KEYIN2_134_MARK, PORT134_FN3, MSEL4CR_18_0),
855 PINMUX_DATA(KEYIN1_135_MARK, PORT135_FN3, MSEL4CR_18_0),
856 PINMUX_DATA(KEYIN0_136_MARK, PORT136_FN3, MSEL4CR_18_0),
857 PINMUX_DATA(TS_SPSYNC2_MARK, PORT137_FN3),
858 PINMUX_DATA(IROUT_139_MARK, PORT139_FN3),
859 PINMUX_DATA(IRDA_OUT_MARK, PORT140_FN3),
860 PINMUX_DATA(IRDA_IN_MARK, PORT141_FN3),
861 PINMUX_DATA(IRDA_FIRSEL_MARK, PORT142_FN3),
862 PINMUX_DATA(TS_SDAT2_MARK, PORT145_FN3),
863 PINMUX_DATA(TS_SDEN2_MARK, PORT146_FN3),
864 PINMUX_DATA(TS_SCK2_MARK, PORT147_FN3),
865
866 /* Function 4 */
867 PINMUX_DATA(SCIFA3_CTS_43_MARK, PORT43_FN4, MSEL3CR_9_0),
868 PINMUX_DATA(SCIFA3_RTS_44_MARK, PORT44_FN4),
869 PINMUX_DATA(GP_RX_FLAG_MARK, PORT76_FN4),
870 PINMUX_DATA(GP_RX_DATA_MARK, PORT77_FN4),
871 PINMUX_DATA(GP_TX_READY_MARK, PORT78_FN4),
872 PINMUX_DATA(GP_RX_WAKE_MARK, PORT79_FN4),
873 PINMUX_DATA(MP_TX_FLAG_MARK, PORT80_FN4),
874 PINMUX_DATA(MP_TX_DATA_MARK, PORT81_FN4),
875 PINMUX_DATA(MP_RX_READY_MARK, PORT82_FN4),
876 PINMUX_DATA(MP_TX_WAKE_MARK, PORT83_FN4),
877 PINMUX_DATA(MMCD0_0_MARK, PORT84_FN4, MSEL4CR_15_0),
878 PINMUX_DATA(MMCD0_1_MARK, PORT85_FN4, MSEL4CR_15_0),
879 PINMUX_DATA(MMCD0_2_MARK, PORT86_FN4, MSEL4CR_15_0),
880 PINMUX_DATA(MMCD0_3_MARK, PORT87_FN4, MSEL4CR_15_0),
881 PINMUX_DATA(MMCD0_4_MARK, PORT88_FN4, MSEL4CR_15_0),
882 PINMUX_DATA(MMCD0_5_MARK, PORT89_FN4, MSEL4CR_15_0),
883 PINMUX_DATA(MMCD0_6_MARK, PORT90_FN4, MSEL4CR_15_0),
884 PINMUX_DATA(MMCD0_7_MARK, PORT91_FN4, MSEL4CR_15_0),
885 PINMUX_DATA(MMCCMD0_MARK, PORT92_FN4, MSEL4CR_15_0),
886 PINMUX_DATA(SIM_RST_MARK, PORT94_FN4),
887 PINMUX_DATA(SIM_CLK_MARK, PORT95_FN4),
888 PINMUX_DATA(SIM_D_MARK, PORT98_FN4),
889 PINMUX_DATA(MMCCLK0_MARK, PORT99_FN4, MSEL4CR_15_0),
890 PINMUX_DATA(IDIN_1_113_MARK, PORT113_FN4, MSEL4CR_14_0),
891 PINMUX_DATA(OVCN_1_114_MARK, PORT114_FN4, MSEL4CR_14_0),
892 PINMUX_DATA(PWEN_1_115_MARK, PORT115_FN4),
893 PINMUX_DATA(EXTLP_1_MARK, PORT116_FN4),
894 PINMUX_DATA(OVCN2_1_MARK, PORT117_FN4),
895 PINMUX_DATA(KEYIN0_121_MARK, PORT121_FN4, MSEL4CR_18_1),
896 PINMUX_DATA(KEYIN1_122_MARK, PORT122_FN4, MSEL4CR_18_1),
897 PINMUX_DATA(KEYIN2_123_MARK, PORT123_FN4, MSEL4CR_18_1),
898 PINMUX_DATA(KEYIN3_124_MARK, PORT124_FN4, MSEL4CR_18_1),
899 PINMUX_DATA(PWEN_1_138_MARK, PORT138_FN4),
900 PINMUX_DATA(IROUT_140_MARK, PORT140_FN4),
901 PINMUX_DATA(LCDCS_MARK, PORT145_FN4),
902 PINMUX_DATA(LCDWR_MARK, PORT147_FN4),
903 PINMUX_DATA(LCDRS_MARK, PORT149_FN4),
904 PINMUX_DATA(OVCN_1_162_MARK, PORT162_FN4, MSEL4CR_14_1),
905
906 /* Function 5 */
907 PINMUX_DATA(GPI0_MARK, PORT41_FN5),
908 PINMUX_DATA(GPI1_MARK, PORT42_FN5),
909 PINMUX_DATA(GPO0_MARK, PORT43_FN5),
910 PINMUX_DATA(GPO1_MARK, PORT44_FN5),
911 PINMUX_DATA(I2C_SCL3S_MARK, PORT137_FN5, MSEL4CR_16_0),
912 PINMUX_DATA(I2C_SDA3S_MARK, PORT145_FN5, MSEL4CR_16_0),
913 PINMUX_DATA(I2C_SCL4S_MARK, PORT146_FN5, MSEL4CR_17_0),
914 PINMUX_DATA(I2C_SDA4S_MARK, PORT147_FN5, MSEL4CR_17_0),
915
916 /* Function select */
917 PINMUX_DATA(LCDC0_SELECT_MARK, MSEL3CR_6_0),
918 PINMUX_DATA(LCDC1_SELECT_MARK, MSEL3CR_6_1),
919
920 PINMUX_DATA(TS0_1SELECT_MARK, MSEL3CR_21_0, MSEL3CR_20_0),
921 PINMUX_DATA(TS0_2SELECT_MARK, MSEL3CR_21_0, MSEL3CR_20_1),
922 PINMUX_DATA(TS1_1SELECT_MARK, MSEL3CR_27_0, MSEL3CR_26_0),
923 PINMUX_DATA(TS1_2SELECT_MARK, MSEL3CR_27_0, MSEL3CR_26_1),
924
925 PINMUX_DATA(SDENC_CPG_MARK, MSEL4CR_19_0),
926 PINMUX_DATA(SDENC_DV_CLKI_MARK, MSEL4CR_19_1),
927
928 PINMUX_DATA(MFIv6_MARK, MSEL4CR_6_0),
929 PINMUX_DATA(MFIv4_MARK, MSEL4CR_6_1),
930};
931
Laurent Pincharta3db40a2013-01-02 14:53:37 +0100[diff] [blame]932static struct sh_pfc_pin pinmux_pins[] = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]933 GPIO_PORT_ALL(),
Laurent Pincharta373ed02012-11-29 13:24:07 +0100[diff] [blame]934};
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]935
Laurent Pincharte68e6412013-04-19 12:31:08 +0200[diff] [blame]936/* - BSC -------------------------------------------------------------------- */
937static const unsigned int bsc_data8_pins[] = {
938 /* D[0:7] */
939 46, 47, 48, 49, 50, 51, 52, 53,
940};
941static const unsigned int bsc_data8_mux[] = {
942 D0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,
943 D4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,
944};
945static const unsigned int bsc_data16_pins[] = {
946 /* D[0:15] */
947 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61,
948};
949static const unsigned int bsc_data16_mux[] = {
950 D0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,
951 D4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,
952 D8_NAF8_MARK, D9_NAF9_MARK, D10_NAF10_MARK, D11_NAF11_MARK,
953 D12_NAF12_MARK, D13_NAF13_MARK, D14_NAF14_MARK, D15_NAF15_MARK,
954};
955static const unsigned int bsc_cs0_pins[] = {
956 /* CS */
957 62,
958};
959static const unsigned int bsc_cs0_mux[] = {
960 CS0_MARK,
961};
962static const unsigned int bsc_cs2_pins[] = {
963 /* CS */
964 63,
965};
966static const unsigned int bsc_cs2_mux[] = {
967 CS2_MARK,
968};
969static const unsigned int bsc_cs4_pins[] = {
970 /* CS */
971 64,
972};
973static const unsigned int bsc_cs4_mux[] = {
974 CS4_MARK,
975};
976static const unsigned int bsc_cs5a_pins[] = {
977 /* CS */
978 65,
979};
980static const unsigned int bsc_cs5a_mux[] = {
981 CS5A_MARK,
982};
983static const unsigned int bsc_cs5b_pins[] = {
984 /* CS */
985 66,
986};
987static const unsigned int bsc_cs5b_mux[] = {
988 CS5B_MARK,
989};
990static const unsigned int bsc_cs6a_pins[] = {
991 /* CS */
992 67,
993};
994static const unsigned int bsc_cs6a_mux[] = {
995 CS6A_MARK,
996};
997static const unsigned int bsc_rd_we8_pins[] = {
998 /* RD, WE[0] */
999 69, 70,
1000};
1001static const unsigned int bsc_rd_we8_mux[] = {
1002 RD_FSC_MARK, WE0_FWE_MARK,
1003};
1004static const unsigned int bsc_rd_we16_pins[] = {
1005 /* RD, WE[0:1] */
1006 69, 70, 71,
1007};
1008static const unsigned int bsc_rd_we16_mux[] = {
1009 RD_FSC_MARK, WE0_FWE_MARK, WE1_MARK,
1010};
1011static const unsigned int bsc_bs_pins[] = {
1012 /* BS */
1013 19,
1014};
1015static const unsigned int bsc_bs_mux[] = {
1016 BS_MARK,
1017};
1018static const unsigned int bsc_rdwr_pins[] = {
1019 /* RDWR */
1020 75,
1021};
1022static const unsigned int bsc_rdwr_mux[] = {
1023 RDWR_MARK,
1024};
1025static const unsigned int bsc_wait_pins[] = {
1026 /* WAIT */
1027 74,
1028};
1029static const unsigned int bsc_wait_mux[] = {
1030 WAIT_MARK,
1031};
Laurent Pinchartd4d1c652013-04-19 12:31:08 +0200[diff] [blame]1032/* - CEU -------------------------------------------------------------------- */
1033static const unsigned int ceu_data_0_7_pins[] = {
1034 /* D[0:7] */
1035 102, 103, 104, 105, 106, 107, 108, 109,
1036};
1037static const unsigned int ceu_data_0_7_mux[] = {
1038 VIO_D0_MARK, VIO_D1_MARK, VIO_D2_MARK, VIO_D3_MARK,
1039 VIO_D4_MARK, VIO_D5_MARK, VIO_D6_MARK, VIO_D7_MARK,
1040};
1041static const unsigned int ceu_data_8_15_pins[] = {
1042 /* D[8:15] */
1043 110, 111, 112, 113, 114, 115, 116, 117,
1044};
1045static const unsigned int ceu_data_8_15_mux[] = {
1046 VIO_D8_MARK, VIO_D9_MARK, VIO_D10_MARK, VIO_D11_MARK,
1047 VIO_D12_MARK, VIO_D13_MARK, VIO_D14_MARK, VIO_D15_MARK,
1048};
1049static const unsigned int ceu_clk_0_pins[] = {
1050 /* CKO */
1051 120,
1052};
1053static const unsigned int ceu_clk_0_mux[] = {
1054 VIO_CKO_MARK,
1055};
1056static const unsigned int ceu_clk_1_pins[] = {
1057 /* CKO */
1058 16,
1059};
1060static const unsigned int ceu_clk_1_mux[] = {
1061 VIO_CKO1_MARK,
1062};
1063static const unsigned int ceu_clk_2_pins[] = {
1064 /* CKO */
1065 17,
1066};
1067static const unsigned int ceu_clk_2_mux[] = {
1068 VIO_CKO2_MARK,
1069};
1070static const unsigned int ceu_sync_pins[] = {
1071 /* CLK, VD, HD */
1072 118, 100, 101,
1073};
1074static const unsigned int ceu_sync_mux[] = {
1075 VIO_CLK_MARK, VIO_VD_MARK, VIO_HD_MARK,
1076};
1077static const unsigned int ceu_field_pins[] = {
1078 /* FIELD */
1079 119,
1080};
1081static const unsigned int ceu_field_mux[] = {
1082 VIO_FIELD_MARK,
1083};
Laurent Pinchart8b1b71d2013-04-19 12:31:08 +0200[diff] [blame]1084/* - FLCTL ------------------------------------------------------------------ */
1085static const unsigned int flctl_data_pins[] = {
1086 /* NAF[0:15] */
1087 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61,
1088};
1089static const unsigned int flctl_data_mux[] = {
1090 D0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,
1091 D4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,
1092 D8_NAF8_MARK, D9_NAF9_MARK, D10_NAF10_MARK, D11_NAF11_MARK,
1093 D12_NAF12_MARK, D13_NAF13_MARK, D14_NAF14_MARK, D15_NAF15_MARK,
1094};
1095static const unsigned int flctl_ce0_pins[] = {
1096 /* CE */
1097 68,
1098};
1099static const unsigned int flctl_ce0_mux[] = {
1100 FCE0_MARK,
1101};
1102static const unsigned int flctl_ce1_pins[] = {
1103 /* CE */
1104 66,
1105};
1106static const unsigned int flctl_ce1_mux[] = {
1107 FCE1_MARK,
1108};
1109static const unsigned int flctl_ctrl_pins[] = {
1110 /* FCDE, FOE, FSC, FWE, FRB */
1111 24, 23, 69, 70, 73,
1112};
1113static const unsigned int flctl_ctrl_mux[] = {
1114 A5_FCDE_MARK, A4_FOE_MARK, RD_FSC_MARK, WE0_FWE_MARK, FRB_MARK,
1115};
Laurent Pinchart971a0cd2013-04-19 12:31:08 +0200[diff] [blame^]1116/* - FSIA ------------------------------------------------------------------- */
1117static const unsigned int fsia_mclk_in_pins[] = {
1118 /* CK */
1119 4,
1120};
1121static const unsigned int fsia_mclk_in_mux[] = {
1122 FSIACK_MARK,
1123};
1124static const unsigned int fsia_mclk_out_pins[] = {
1125 /* OMC */
1126 8,
1127};
1128static const unsigned int fsia_mclk_out_mux[] = {
1129 FSIAOMC_MARK,
1130};
1131static const unsigned int fsia_sclk_in_pins[] = {
1132 /* ILR, IBT */
1133 5, 6,
1134};
1135static const unsigned int fsia_sclk_in_mux[] = {
1136 FSIAILR_MARK, FSIAIBT_MARK,
1137};
1138static const unsigned int fsia_sclk_out_pins[] = {
1139 /* OLR, OBT */
1140 9, 10,
1141};
1142static const unsigned int fsia_sclk_out_mux[] = {
1143 FSIAOLR_MARK, FSIAOBT_MARK,
1144};
1145static const unsigned int fsia_data_in_pins[] = {
1146 /* ISLD */
1147 7,
1148};
1149static const unsigned int fsia_data_in_mux[] = {
1150 FSIAISLD_MARK,
1151};
1152static const unsigned int fsia_data_out_pins[] = {
1153 /* OSLD */
1154 11,
1155};
1156static const unsigned int fsia_data_out_mux[] = {
1157 FSIAOSLD_MARK,
1158};
1159static const unsigned int fsia_spdif_0_pins[] = {
1160 /* SPDIF */
1161 11,
1162};
1163static const unsigned int fsia_spdif_0_mux[] = {
1164 FSIASPDIF_11_MARK,
1165};
1166static const unsigned int fsia_spdif_1_pins[] = {
1167 /* SPDIF */
1168 15,
1169};
1170static const unsigned int fsia_spdif_1_mux[] = {
1171 FSIASPDIF_15_MARK,
1172};
1173/* - FSIB ------------------------------------------------------------------- */
1174static const unsigned int fsib_mclk_in_pins[] = {
1175 /* CK */
1176 4,
1177};
1178static const unsigned int fsib_mclk_in_mux[] = {
1179 FSIBCK_MARK,
1180};
Guennadi Liakhovetski55f11f02013-01-23 17:37:45 +0100[diff] [blame]1181/* - MMCIF ------------------------------------------------------------------ */
1182static const unsigned int mmc0_data1_0_pins[] = {
1183 /* D[0] */
1184 84,
1185};
1186static const unsigned int mmc0_data1_0_mux[] = {
1187 MMCD0_0_MARK,
1188};
1189static const unsigned int mmc0_data4_0_pins[] = {
1190 /* D[0:3] */
1191 84, 85, 86, 87,
1192};
1193static const unsigned int mmc0_data4_0_mux[] = {
1194 MMCD0_0_MARK, MMCD0_1_MARK, MMCD0_2_MARK, MMCD0_3_MARK,
1195};
1196static const unsigned int mmc0_data8_0_pins[] = {
1197 /* D[0:7] */
1198 84, 85, 86, 87, 88, 89, 90, 91,
1199};
1200static const unsigned int mmc0_data8_0_mux[] = {
1201 MMCD0_0_MARK, MMCD0_1_MARK, MMCD0_2_MARK, MMCD0_3_MARK,
1202 MMCD0_4_MARK, MMCD0_5_MARK, MMCD0_6_MARK, MMCD0_7_MARK,
1203};
1204static const unsigned int mmc0_ctrl_0_pins[] = {
1205 /* CMD, CLK */
1206 92, 99,
1207};
1208static const unsigned int mmc0_ctrl_0_mux[] = {
1209 MMCCMD0_MARK, MMCCLK0_MARK,
1210};
1211
1212static const unsigned int mmc0_data1_1_pins[] = {
1213 /* D[0] */
1214 54,
1215};
1216static const unsigned int mmc0_data1_1_mux[] = {
1217 MMCD1_0_MARK,
1218};
1219static const unsigned int mmc0_data4_1_pins[] = {
1220 /* D[0:3] */
1221 54, 55, 56, 57,
1222};
1223static const unsigned int mmc0_data4_1_mux[] = {
1224 MMCD1_0_MARK, MMCD1_1_MARK, MMCD1_2_MARK, MMCD1_3_MARK,
1225};
1226static const unsigned int mmc0_data8_1_pins[] = {
1227 /* D[0:7] */
1228 54, 55, 56, 57, 58, 59, 60, 61,
1229};
1230static const unsigned int mmc0_data8_1_mux[] = {
1231 MMCD1_0_MARK, MMCD1_1_MARK, MMCD1_2_MARK, MMCD1_3_MARK,
1232 MMCD1_4_MARK, MMCD1_5_MARK, MMCD1_6_MARK, MMCD1_7_MARK,
1233};
1234static const unsigned int mmc0_ctrl_1_pins[] = {
1235 /* CMD, CLK */
1236 67, 66,
1237};
1238static const unsigned int mmc0_ctrl_1_mux[] = {
1239 MMCCMD1_MARK, MMCCLK1_MARK,
1240};
1241/* - SDHI0 ------------------------------------------------------------------ */
1242static const unsigned int sdhi0_data1_pins[] = {
1243 /* D0 */
1244 173,
1245};
1246static const unsigned int sdhi0_data1_mux[] = {
1247 SDHID0_0_MARK,
1248};
1249static const unsigned int sdhi0_data4_pins[] = {
1250 /* D[0:3] */
1251 173, 174, 175, 176,
1252};
1253static const unsigned int sdhi0_data4_mux[] = {
1254 SDHID0_0_MARK, SDHID0_1_MARK, SDHID0_2_MARK, SDHID0_3_MARK,
1255};
1256static const unsigned int sdhi0_ctrl_pins[] = {
1257 /* CMD, CLK */
1258 177, 171,
1259};
1260static const unsigned int sdhi0_ctrl_mux[] = {
1261 SDHICMD0_MARK, SDHICLK0_MARK,
1262};
1263static const unsigned int sdhi0_cd_pins[] = {
1264 /* CD */
1265 172,
1266};
1267static const unsigned int sdhi0_cd_mux[] = {
1268 SDHICD0_MARK,
1269};
1270static const unsigned int sdhi0_wp_pins[] = {
1271 /* WP */
1272 178,
1273};
1274static const unsigned int sdhi0_wp_mux[] = {
1275 SDHIWP0_MARK,
1276};
1277/* - SDHI1 ------------------------------------------------------------------ */
1278static const unsigned int sdhi1_data1_pins[] = {
1279 /* D0 */
1280 180,
1281};
1282static const unsigned int sdhi1_data1_mux[] = {
1283 SDHID1_0_MARK,
1284};
1285static const unsigned int sdhi1_data4_pins[] = {
1286 /* D[0:3] */
1287 180, 181, 182, 183,
1288};
1289static const unsigned int sdhi1_data4_mux[] = {
1290 SDHID1_0_MARK, SDHID1_1_MARK, SDHID1_2_MARK, SDHID1_3_MARK,
1291};
1292static const unsigned int sdhi1_ctrl_pins[] = {
1293 /* CMD, CLK */
1294 184, 179,
1295};
1296static const unsigned int sdhi1_ctrl_mux[] = {
1297 SDHICMD1_MARK, SDHICLK1_MARK,
1298};
1299
1300static const unsigned int sdhi2_data1_pins[] = {
1301 /* D0 */
1302 186,
1303};
1304static const unsigned int sdhi2_data1_mux[] = {
1305 SDHID2_0_MARK,
1306};
1307static const unsigned int sdhi2_data4_pins[] = {
1308 /* D[0:3] */
1309 186, 187, 188, 189,
1310};
1311static const unsigned int sdhi2_data4_mux[] = {
1312 SDHID2_0_MARK, SDHID2_1_MARK, SDHID2_2_MARK, SDHID2_3_MARK,
1313};
1314static const unsigned int sdhi2_ctrl_pins[] = {
1315 /* CMD, CLK */
1316 190, 185,
1317};
1318static const unsigned int sdhi2_ctrl_mux[] = {
1319 SDHICMD2_MARK, SDHICLK2_MARK,
1320};
1321
1322static const struct sh_pfc_pin_group pinmux_groups[] = {
Laurent Pincharte68e6412013-04-19 12:31:08 +0200[diff] [blame]1323 SH_PFC_PIN_GROUP(bsc_data8),
1324 SH_PFC_PIN_GROUP(bsc_data16),
1325 SH_PFC_PIN_GROUP(bsc_cs0),
1326 SH_PFC_PIN_GROUP(bsc_cs2),
1327 SH_PFC_PIN_GROUP(bsc_cs4),
1328 SH_PFC_PIN_GROUP(bsc_cs5a),
1329 SH_PFC_PIN_GROUP(bsc_cs5b),
1330 SH_PFC_PIN_GROUP(bsc_cs6a),
1331 SH_PFC_PIN_GROUP(bsc_rd_we8),
1332 SH_PFC_PIN_GROUP(bsc_rd_we16),
1333 SH_PFC_PIN_GROUP(bsc_bs),
1334 SH_PFC_PIN_GROUP(bsc_rdwr),
Laurent Pinchartd4d1c652013-04-19 12:31:08 +0200[diff] [blame]1335 SH_PFC_PIN_GROUP(ceu_data_0_7),
1336 SH_PFC_PIN_GROUP(ceu_data_8_15),
1337 SH_PFC_PIN_GROUP(ceu_clk_0),
1338 SH_PFC_PIN_GROUP(ceu_clk_1),
1339 SH_PFC_PIN_GROUP(ceu_clk_2),
1340 SH_PFC_PIN_GROUP(ceu_sync),
1341 SH_PFC_PIN_GROUP(ceu_field),
Laurent Pinchart8b1b71d2013-04-19 12:31:08 +0200[diff] [blame]1342 SH_PFC_PIN_GROUP(flctl_data),
1343 SH_PFC_PIN_GROUP(flctl_ce0),
1344 SH_PFC_PIN_GROUP(flctl_ce1),
1345 SH_PFC_PIN_GROUP(flctl_ctrl),
Laurent Pinchart971a0cd2013-04-19 12:31:08 +0200[diff] [blame^]1346 SH_PFC_PIN_GROUP(fsia_mclk_in),
1347 SH_PFC_PIN_GROUP(fsia_mclk_out),
1348 SH_PFC_PIN_GROUP(fsia_sclk_in),
1349 SH_PFC_PIN_GROUP(fsia_sclk_out),
1350 SH_PFC_PIN_GROUP(fsia_data_in),
1351 SH_PFC_PIN_GROUP(fsia_data_out),
1352 SH_PFC_PIN_GROUP(fsia_spdif_0),
1353 SH_PFC_PIN_GROUP(fsia_spdif_1),
1354 SH_PFC_PIN_GROUP(fsib_mclk_in),
Guennadi Liakhovetski55f11f02013-01-23 17:37:45 +0100[diff] [blame]1355 SH_PFC_PIN_GROUP(mmc0_data1_0),
1356 SH_PFC_PIN_GROUP(mmc0_data4_0),
1357 SH_PFC_PIN_GROUP(mmc0_data8_0),
1358 SH_PFC_PIN_GROUP(mmc0_ctrl_0),
1359 SH_PFC_PIN_GROUP(mmc0_data1_1),
1360 SH_PFC_PIN_GROUP(mmc0_data4_1),
1361 SH_PFC_PIN_GROUP(mmc0_data8_1),
1362 SH_PFC_PIN_GROUP(mmc0_ctrl_1),
1363 SH_PFC_PIN_GROUP(sdhi0_data1),
1364 SH_PFC_PIN_GROUP(sdhi0_data4),
1365 SH_PFC_PIN_GROUP(sdhi0_ctrl),
1366 SH_PFC_PIN_GROUP(sdhi0_cd),
1367 SH_PFC_PIN_GROUP(sdhi0_wp),
1368 SH_PFC_PIN_GROUP(sdhi1_data1),
1369 SH_PFC_PIN_GROUP(sdhi1_data4),
1370 SH_PFC_PIN_GROUP(sdhi1_ctrl),
1371 SH_PFC_PIN_GROUP(sdhi2_data1),
1372 SH_PFC_PIN_GROUP(sdhi2_data4),
1373 SH_PFC_PIN_GROUP(sdhi2_ctrl),
1374};
1375
Laurent Pincharte68e6412013-04-19 12:31:08 +0200[diff] [blame]1376static const char * const bsc_groups[] = {
1377 "bsc_data8",
1378 "bsc_data16",
1379 "bsc_cs0",
1380 "bsc_cs2",
1381 "bsc_cs4",
1382 "bsc_cs5a",
1383 "bsc_cs5b",
1384 "bsc_cs6a",
1385 "bsc_rd_we8",
1386 "bsc_rd_we16",
1387 "bsc_bs",
1388 "bsc_rdwr",
1389};
1390
Laurent Pinchartd4d1c652013-04-19 12:31:08 +0200[diff] [blame]1391static const char * const ceu_groups[] = {
1392 "ceu_data_0_7",
1393 "ceu_data_8_15",
1394 "ceu_clk_0",
1395 "ceu_clk_1",
1396 "ceu_clk_2",
1397 "ceu_sync",
1398 "ceu_field",
1399};
1400
Laurent Pinchart8b1b71d2013-04-19 12:31:08 +0200[diff] [blame]1401static const char * const flctl_groups[] = {
1402 "flctl_data",
1403 "flctl_ce0",
1404 "flctl_ce1",
1405 "flctl_ctrl",
1406};
1407
Laurent Pinchart971a0cd2013-04-19 12:31:08 +0200[diff] [blame^]1408static const char * const fsia_groups[] = {
1409 "fsia_mclk_in",
1410 "fsia_mclk_out",
1411 "fsia_sclk_in",
1412 "fsia_sclk_out",
1413 "fsia_data_in",
1414 "fsia_data_out",
1415 "fsia_spdif_0",
1416 "fsia_spdif_1",
1417};
1418
1419static const char * const fsib_groups[] = {
1420 "fsib_mclk_in",
1421};
1422
Guennadi Liakhovetski55f11f02013-01-23 17:37:45 +0100[diff] [blame]1423static const char * const mmc0_groups[] = {
1424 "mmc0_data1_0",
1425 "mmc0_data4_0",
1426 "mmc0_data8_0",
1427 "mmc0_ctrl_0",
1428 "mmc0_data1_1",
1429 "mmc0_data4_1",
1430 "mmc0_data8_1",
1431 "mmc0_ctrl_1",
1432};
1433
1434static const char * const sdhi0_groups[] = {
1435 "sdhi0_data1",
1436 "sdhi0_data4",
1437 "sdhi0_ctrl",
1438 "sdhi0_cd",
1439 "sdhi0_wp",
1440};
1441
1442static const char * const sdhi1_groups[] = {
1443 "sdhi1_data1",
1444 "sdhi1_data4",
1445 "sdhi1_ctrl",
1446};
1447
1448static const char * const sdhi2_groups[] = {
1449 "sdhi2_data1",
1450 "sdhi2_data4",
1451 "sdhi2_ctrl",
1452};
1453
1454static const struct sh_pfc_function pinmux_functions[] = {
Laurent Pincharte68e6412013-04-19 12:31:08 +0200[diff] [blame]1455 SH_PFC_FUNCTION(bsc),
Laurent Pinchartd4d1c652013-04-19 12:31:08 +0200[diff] [blame]1456 SH_PFC_FUNCTION(ceu),
Laurent Pinchart8b1b71d2013-04-19 12:31:08 +0200[diff] [blame]1457 SH_PFC_FUNCTION(flctl),
Laurent Pinchart971a0cd2013-04-19 12:31:08 +0200[diff] [blame^]1458 SH_PFC_FUNCTION(fsia),
1459 SH_PFC_FUNCTION(fsib),
Guennadi Liakhovetski55f11f02013-01-23 17:37:45 +0100[diff] [blame]1460 SH_PFC_FUNCTION(mmc0),
1461 SH_PFC_FUNCTION(sdhi0),
1462 SH_PFC_FUNCTION(sdhi1),
1463 SH_PFC_FUNCTION(sdhi2),
1464};
1465
Laurent Pincharta373ed02012-11-29 13:24:07 +0100[diff] [blame]1466#define PINMUX_FN_BASE ARRAY_SIZE(pinmux_pins)
1467
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]1468static const struct pinmux_func pinmux_func_gpios[] = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1469 /* IRQ */
1470 GPIO_FN(IRQ0_6), GPIO_FN(IRQ0_162), GPIO_FN(IRQ1),
1471 GPIO_FN(IRQ2_4), GPIO_FN(IRQ2_5), GPIO_FN(IRQ3_8),
1472 GPIO_FN(IRQ3_16), GPIO_FN(IRQ4_17), GPIO_FN(IRQ4_163),
1473 GPIO_FN(IRQ5), GPIO_FN(IRQ6_39), GPIO_FN(IRQ6_164),
1474 GPIO_FN(IRQ7_40), GPIO_FN(IRQ7_167), GPIO_FN(IRQ8_41),
1475 GPIO_FN(IRQ8_168), GPIO_FN(IRQ9_42), GPIO_FN(IRQ9_169),
1476 GPIO_FN(IRQ10), GPIO_FN(IRQ11), GPIO_FN(IRQ12_80),
1477 GPIO_FN(IRQ12_137), GPIO_FN(IRQ13_81), GPIO_FN(IRQ13_145),
1478 GPIO_FN(IRQ14_82), GPIO_FN(IRQ14_146), GPIO_FN(IRQ15_83),
1479 GPIO_FN(IRQ15_147), GPIO_FN(IRQ16_84), GPIO_FN(IRQ16_170),
1480 GPIO_FN(IRQ17), GPIO_FN(IRQ18), GPIO_FN(IRQ19),
1481 GPIO_FN(IRQ20), GPIO_FN(IRQ21), GPIO_FN(IRQ22),
1482 GPIO_FN(IRQ23), GPIO_FN(IRQ24), GPIO_FN(IRQ25),
1483 GPIO_FN(IRQ26_121), GPIO_FN(IRQ26_172), GPIO_FN(IRQ27_122),
1484 GPIO_FN(IRQ27_180), GPIO_FN(IRQ28_123), GPIO_FN(IRQ28_181),
1485 GPIO_FN(IRQ29_129), GPIO_FN(IRQ29_182), GPIO_FN(IRQ30_130),
1486 GPIO_FN(IRQ30_183), GPIO_FN(IRQ31_138), GPIO_FN(IRQ31_184),
1487
1488 /* MSIOF0 */
1489 GPIO_FN(MSIOF0_TSYNC), GPIO_FN(MSIOF0_TSCK), GPIO_FN(MSIOF0_RXD),
1490 GPIO_FN(MSIOF0_RSCK), GPIO_FN(MSIOF0_RSYNC), GPIO_FN(MSIOF0_MCK0),
1491 GPIO_FN(MSIOF0_MCK1), GPIO_FN(MSIOF0_SS1), GPIO_FN(MSIOF0_SS2),
1492 GPIO_FN(MSIOF0_TXD),
1493
1494 /* MSIOF1 */
1495 GPIO_FN(MSIOF1_TSCK_39), GPIO_FN(MSIOF1_TSCK_88),
1496 GPIO_FN(MSIOF1_TSYNC_40), GPIO_FN(MSIOF1_TSYNC_89),
1497 GPIO_FN(MSIOF1_TXD_41), GPIO_FN(MSIOF1_TXD_90),
1498 GPIO_FN(MSIOF1_RXD_42), GPIO_FN(MSIOF1_RXD_91),
1499 GPIO_FN(MSIOF1_SS1_43), GPIO_FN(MSIOF1_SS1_92),
1500 GPIO_FN(MSIOF1_SS2_44), GPIO_FN(MSIOF1_SS2_93),
1501 GPIO_FN(MSIOF1_RSCK), GPIO_FN(MSIOF1_RSYNC),
1502 GPIO_FN(MSIOF1_MCK0), GPIO_FN(MSIOF1_MCK1),
1503
1504 /* MSIOF2 */
1505 GPIO_FN(MSIOF2_RSCK), GPIO_FN(MSIOF2_RSYNC), GPIO_FN(MSIOF2_MCK0),
1506 GPIO_FN(MSIOF2_MCK1), GPIO_FN(MSIOF2_SS1), GPIO_FN(MSIOF2_SS2),
1507 GPIO_FN(MSIOF2_TSYNC), GPIO_FN(MSIOF2_TSCK), GPIO_FN(MSIOF2_RXD),
1508 GPIO_FN(MSIOF2_TXD),
1509
1510 /* BBIF1 */
1511 GPIO_FN(BBIF1_RXD), GPIO_FN(BBIF1_TSYNC), GPIO_FN(BBIF1_TSCK),
1512 GPIO_FN(BBIF1_TXD), GPIO_FN(BBIF1_RSCK), GPIO_FN(BBIF1_RSYNC),
1513 GPIO_FN(BBIF1_FLOW), GPIO_FN(BB_RX_FLOW_N),
1514
1515 /* BBIF2 */
1516 GPIO_FN(BBIF2_TSCK1), GPIO_FN(BBIF2_TSYNC1),
1517 GPIO_FN(BBIF2_TXD1), GPIO_FN(BBIF2_RXD),
1518
1519 /* FSI */
1520 GPIO_FN(FSIACK), GPIO_FN(FSIBCK), GPIO_FN(FSIAILR),
1521 GPIO_FN(FSIAIBT), GPIO_FN(FSIAISLD), GPIO_FN(FSIAOMC),
1522 GPIO_FN(FSIAOLR), GPIO_FN(FSIAOBT), GPIO_FN(FSIAOSLD),
1523 GPIO_FN(FSIASPDIF_11), GPIO_FN(FSIASPDIF_15),
1524
1525 /* FMSI */
1526 GPIO_FN(FMSOCK), GPIO_FN(FMSOOLR), GPIO_FN(FMSIOLR),
1527 GPIO_FN(FMSOOBT), GPIO_FN(FMSIOBT), GPIO_FN(FMSOSLD),
1528 GPIO_FN(FMSOILR), GPIO_FN(FMSIILR), GPIO_FN(FMSOIBT),
1529 GPIO_FN(FMSIIBT), GPIO_FN(FMSISLD), GPIO_FN(FMSICK),
1530
1531 /* SCIFA0 */
1532 GPIO_FN(SCIFA0_TXD), GPIO_FN(SCIFA0_RXD), GPIO_FN(SCIFA0_SCK),
1533 GPIO_FN(SCIFA0_RTS), GPIO_FN(SCIFA0_CTS),
1534
1535 /* SCIFA1 */
1536 GPIO_FN(SCIFA1_TXD), GPIO_FN(SCIFA1_RXD), GPIO_FN(SCIFA1_SCK),
1537 GPIO_FN(SCIFA1_RTS), GPIO_FN(SCIFA1_CTS),
1538
1539 /* SCIFA2 */
1540 GPIO_FN(SCIFA2_CTS1), GPIO_FN(SCIFA2_RTS1), GPIO_FN(SCIFA2_TXD1),
1541 GPIO_FN(SCIFA2_RXD1), GPIO_FN(SCIFA2_SCK1),
1542
1543 /* SCIFA3 */
1544 GPIO_FN(SCIFA3_CTS_43), GPIO_FN(SCIFA3_CTS_140),
1545 GPIO_FN(SCIFA3_RTS_44), GPIO_FN(SCIFA3_RTS_141),
1546 GPIO_FN(SCIFA3_SCK), GPIO_FN(SCIFA3_TXD),
1547 GPIO_FN(SCIFA3_RXD),
1548
1549 /* SCIFA4 */
1550 GPIO_FN(SCIFA4_RXD), GPIO_FN(SCIFA4_TXD),
1551
1552 /* SCIFA5 */
1553 GPIO_FN(SCIFA5_RXD), GPIO_FN(SCIFA5_TXD),
1554
1555 /* SCIFB */
1556 GPIO_FN(SCIFB_SCK), GPIO_FN(SCIFB_RTS), GPIO_FN(SCIFB_CTS),
1557 GPIO_FN(SCIFB_TXD), GPIO_FN(SCIFB_RXD),
1558
1559 /* CEU */
1560 GPIO_FN(VIO_HD), GPIO_FN(VIO_CKO1), GPIO_FN(VIO_CKO2),
1561 GPIO_FN(VIO_VD), GPIO_FN(VIO_CLK), GPIO_FN(VIO_FIELD),
1562 GPIO_FN(VIO_CKO), GPIO_FN(VIO_D0), GPIO_FN(VIO_D1),
1563 GPIO_FN(VIO_D2), GPIO_FN(VIO_D3), GPIO_FN(VIO_D4),
1564 GPIO_FN(VIO_D5), GPIO_FN(VIO_D6), GPIO_FN(VIO_D7),
1565 GPIO_FN(VIO_D8), GPIO_FN(VIO_D9), GPIO_FN(VIO_D10),
1566 GPIO_FN(VIO_D11), GPIO_FN(VIO_D12), GPIO_FN(VIO_D13),
1567 GPIO_FN(VIO_D14), GPIO_FN(VIO_D15),
1568
1569 /* USB0 */
1570 GPIO_FN(IDIN_0), GPIO_FN(EXTLP_0), GPIO_FN(OVCN2_0),
1571 GPIO_FN(PWEN_0), GPIO_FN(OVCN_0), GPIO_FN(VBUS0_0),
1572
1573 /* USB1 */
1574 GPIO_FN(IDIN_1_18), GPIO_FN(IDIN_1_113),
1575 GPIO_FN(OVCN_1_114), GPIO_FN(OVCN_1_162),
1576 GPIO_FN(PWEN_1_115), GPIO_FN(PWEN_1_138),
1577 GPIO_FN(EXTLP_1), GPIO_FN(OVCN2_1),
1578 GPIO_FN(VBUS0_1),
1579
1580 /* GPIO */
1581 GPIO_FN(GPI0), GPIO_FN(GPI1), GPIO_FN(GPO0), GPIO_FN(GPO1),
1582
1583 /* BSC */
1584 GPIO_FN(BS), GPIO_FN(WE1), GPIO_FN(CKO),
1585 GPIO_FN(WAIT), GPIO_FN(RDWR),
1586
1587 GPIO_FN(A0), GPIO_FN(A1), GPIO_FN(A2),
1588 GPIO_FN(A3), GPIO_FN(A6), GPIO_FN(A7),
1589 GPIO_FN(A8), GPIO_FN(A9), GPIO_FN(A10),
1590 GPIO_FN(A11), GPIO_FN(A12), GPIO_FN(A13),
1591 GPIO_FN(A14), GPIO_FN(A15), GPIO_FN(A16),
1592 GPIO_FN(A17), GPIO_FN(A18), GPIO_FN(A19),
1593 GPIO_FN(A20), GPIO_FN(A21), GPIO_FN(A22),
1594 GPIO_FN(A23), GPIO_FN(A24), GPIO_FN(A25),
1595 GPIO_FN(A26),
1596
1597 GPIO_FN(CS0), GPIO_FN(CS2), GPIO_FN(CS4),
1598 GPIO_FN(CS5A), GPIO_FN(CS5B), GPIO_FN(CS6A),
1599
1600 /* BSC/FLCTL */
1601 GPIO_FN(RD_FSC), GPIO_FN(WE0_FWE), GPIO_FN(A4_FOE),
1602 GPIO_FN(A5_FCDE), GPIO_FN(D0_NAF0), GPIO_FN(D1_NAF1),
1603 GPIO_FN(D2_NAF2), GPIO_FN(D3_NAF3), GPIO_FN(D4_NAF4),
1604 GPIO_FN(D5_NAF5), GPIO_FN(D6_NAF6), GPIO_FN(D7_NAF7),
1605 GPIO_FN(D8_NAF8), GPIO_FN(D9_NAF9), GPIO_FN(D10_NAF10),
1606 GPIO_FN(D11_NAF11), GPIO_FN(D12_NAF12), GPIO_FN(D13_NAF13),
1607 GPIO_FN(D14_NAF14), GPIO_FN(D15_NAF15),
1608
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1609 /* SPU2 */
1610 GPIO_FN(VINT_I),
1611
1612 /* FLCTL */
1613 GPIO_FN(FCE1), GPIO_FN(FCE0), GPIO_FN(FRB),
1614
1615 /* HSI */
1616 GPIO_FN(GP_RX_FLAG), GPIO_FN(GP_RX_DATA), GPIO_FN(GP_TX_READY),
1617 GPIO_FN(GP_RX_WAKE), GPIO_FN(MP_TX_FLAG), GPIO_FN(MP_TX_DATA),
1618 GPIO_FN(MP_RX_READY), GPIO_FN(MP_TX_WAKE),
1619
1620 /* MFI */
1621 GPIO_FN(MFIv6),
1622 GPIO_FN(MFIv4),
1623
1624 GPIO_FN(MEMC_BUSCLK_MEMC_A0), GPIO_FN(MEMC_ADV_MEMC_DREQ0),
1625 GPIO_FN(MEMC_WAIT_MEMC_DREQ1), GPIO_FN(MEMC_CS1_MEMC_A1),
1626 GPIO_FN(MEMC_CS0), GPIO_FN(MEMC_NOE),
1627 GPIO_FN(MEMC_NWE), GPIO_FN(MEMC_INT),
1628
1629 GPIO_FN(MEMC_AD0), GPIO_FN(MEMC_AD1), GPIO_FN(MEMC_AD2),
1630 GPIO_FN(MEMC_AD3), GPIO_FN(MEMC_AD4), GPIO_FN(MEMC_AD5),
1631 GPIO_FN(MEMC_AD6), GPIO_FN(MEMC_AD7), GPIO_FN(MEMC_AD8),
1632 GPIO_FN(MEMC_AD9), GPIO_FN(MEMC_AD10), GPIO_FN(MEMC_AD11),
1633 GPIO_FN(MEMC_AD12), GPIO_FN(MEMC_AD13), GPIO_FN(MEMC_AD14),
1634 GPIO_FN(MEMC_AD15),
1635
1636 /* SIM */
1637 GPIO_FN(SIM_RST), GPIO_FN(SIM_CLK), GPIO_FN(SIM_D),
1638
1639 /* TPU */
1640 GPIO_FN(TPU0TO0), GPIO_FN(TPU0TO1), GPIO_FN(TPU0TO2_93),
1641 GPIO_FN(TPU0TO2_99), GPIO_FN(TPU0TO3),
1642
1643 /* I2C2 */
1644 GPIO_FN(I2C_SCL2), GPIO_FN(I2C_SDA2),
1645
1646 /* I2C3(1) */
1647 GPIO_FN(I2C_SCL3), GPIO_FN(I2C_SDA3),
1648
1649 /* I2C3(2) */
1650 GPIO_FN(I2C_SCL3S), GPIO_FN(I2C_SDA3S),
1651
1652 /* I2C4(2) */
1653 GPIO_FN(I2C_SCL4), GPIO_FN(I2C_SDA4),
1654
1655 /* I2C4(2) */
1656 GPIO_FN(I2C_SCL4S), GPIO_FN(I2C_SDA4S),
1657
1658 /* KEYSC */
1659 GPIO_FN(KEYOUT0), GPIO_FN(KEYIN0_121), GPIO_FN(KEYIN0_136),
1660 GPIO_FN(KEYOUT1), GPIO_FN(KEYIN1_122), GPIO_FN(KEYIN1_135),
1661 GPIO_FN(KEYOUT2), GPIO_FN(KEYIN2_123), GPIO_FN(KEYIN2_134),
1662 GPIO_FN(KEYOUT3), GPIO_FN(KEYIN3_124), GPIO_FN(KEYIN3_133),
1663 GPIO_FN(KEYOUT4), GPIO_FN(KEYIN4), GPIO_FN(KEYOUT5),
1664 GPIO_FN(KEYIN5), GPIO_FN(KEYOUT6), GPIO_FN(KEYIN6),
1665 GPIO_FN(KEYOUT7), GPIO_FN(KEYIN7),
1666
1667 /* LCDC */
1668 GPIO_FN(LCDHSYN), GPIO_FN(LCDCS), GPIO_FN(LCDVSYN),
1669 GPIO_FN(LCDDCK), GPIO_FN(LCDWR), GPIO_FN(LCDRD),
1670 GPIO_FN(LCDDISP), GPIO_FN(LCDRS), GPIO_FN(LCDLCLK),
1671 GPIO_FN(LCDDON),
1672
1673 GPIO_FN(LCDD0), GPIO_FN(LCDD1), GPIO_FN(LCDD2),
1674 GPIO_FN(LCDD3), GPIO_FN(LCDD4), GPIO_FN(LCDD5),
1675 GPIO_FN(LCDD6), GPIO_FN(LCDD7), GPIO_FN(LCDD8),
1676 GPIO_FN(LCDD9), GPIO_FN(LCDD10), GPIO_FN(LCDD11),
1677 GPIO_FN(LCDD12), GPIO_FN(LCDD13), GPIO_FN(LCDD14),
1678 GPIO_FN(LCDD15), GPIO_FN(LCDD16), GPIO_FN(LCDD17),
1679 GPIO_FN(LCDD18), GPIO_FN(LCDD19), GPIO_FN(LCDD20),
1680 GPIO_FN(LCDD21), GPIO_FN(LCDD22), GPIO_FN(LCDD23),
1681
1682 GPIO_FN(LCDC0_SELECT),
1683 GPIO_FN(LCDC1_SELECT),
1684
1685 /* IRDA */
1686 GPIO_FN(IRDA_OUT), GPIO_FN(IRDA_IN), GPIO_FN(IRDA_FIRSEL),
1687 GPIO_FN(IROUT_139), GPIO_FN(IROUT_140),
1688
1689 /* TSIF1 */
1690 GPIO_FN(TS0_1SELECT),
1691 GPIO_FN(TS0_2SELECT),
1692 GPIO_FN(TS1_1SELECT),
1693 GPIO_FN(TS1_2SELECT),
1694
1695 GPIO_FN(TS_SPSYNC1), GPIO_FN(TS_SDAT1),
1696 GPIO_FN(TS_SDEN1), GPIO_FN(TS_SCK1),
1697
1698 /* TSIF2 */
1699 GPIO_FN(TS_SPSYNC2), GPIO_FN(TS_SDAT2),
1700 GPIO_FN(TS_SDEN2), GPIO_FN(TS_SCK2),
1701
1702 /* HDMI */
1703 GPIO_FN(HDMI_HPD), GPIO_FN(HDMI_CEC),
1704
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1705 /* SDENC */
1706 GPIO_FN(SDENC_CPG),
1707 GPIO_FN(SDENC_DV_CLKI),
1708};
1709
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]1710static const struct pinmux_cfg_reg pinmux_config_regs[] = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1711 PORTCR(0, 0xE6051000), /* PORT0CR */
1712 PORTCR(1, 0xE6051001), /* PORT1CR */
1713 PORTCR(2, 0xE6051002), /* PORT2CR */
1714 PORTCR(3, 0xE6051003), /* PORT3CR */
1715 PORTCR(4, 0xE6051004), /* PORT4CR */
1716 PORTCR(5, 0xE6051005), /* PORT5CR */
1717 PORTCR(6, 0xE6051006), /* PORT6CR */
1718 PORTCR(7, 0xE6051007), /* PORT7CR */
1719 PORTCR(8, 0xE6051008), /* PORT8CR */
1720 PORTCR(9, 0xE6051009), /* PORT9CR */
1721 PORTCR(10, 0xE605100A), /* PORT10CR */
1722 PORTCR(11, 0xE605100B), /* PORT11CR */
1723 PORTCR(12, 0xE605100C), /* PORT12CR */
1724 PORTCR(13, 0xE605100D), /* PORT13CR */
1725 PORTCR(14, 0xE605100E), /* PORT14CR */
1726 PORTCR(15, 0xE605100F), /* PORT15CR */
1727 PORTCR(16, 0xE6051010), /* PORT16CR */
1728 PORTCR(17, 0xE6051011), /* PORT17CR */
1729 PORTCR(18, 0xE6051012), /* PORT18CR */
1730 PORTCR(19, 0xE6051013), /* PORT19CR */
1731 PORTCR(20, 0xE6051014), /* PORT20CR */
1732 PORTCR(21, 0xE6051015), /* PORT21CR */
1733 PORTCR(22, 0xE6051016), /* PORT22CR */
1734 PORTCR(23, 0xE6051017), /* PORT23CR */
1735 PORTCR(24, 0xE6051018), /* PORT24CR */
1736 PORTCR(25, 0xE6051019), /* PORT25CR */
1737 PORTCR(26, 0xE605101A), /* PORT26CR */
1738 PORTCR(27, 0xE605101B), /* PORT27CR */
1739 PORTCR(28, 0xE605101C), /* PORT28CR */
1740 PORTCR(29, 0xE605101D), /* PORT29CR */
1741 PORTCR(30, 0xE605101E), /* PORT30CR */
1742 PORTCR(31, 0xE605101F), /* PORT31CR */
1743 PORTCR(32, 0xE6051020), /* PORT32CR */
1744 PORTCR(33, 0xE6051021), /* PORT33CR */
1745 PORTCR(34, 0xE6051022), /* PORT34CR */
1746 PORTCR(35, 0xE6051023), /* PORT35CR */
1747 PORTCR(36, 0xE6051024), /* PORT36CR */
1748 PORTCR(37, 0xE6051025), /* PORT37CR */
1749 PORTCR(38, 0xE6051026), /* PORT38CR */
1750 PORTCR(39, 0xE6051027), /* PORT39CR */
1751 PORTCR(40, 0xE6051028), /* PORT40CR */
1752 PORTCR(41, 0xE6051029), /* PORT41CR */
1753 PORTCR(42, 0xE605102A), /* PORT42CR */
1754 PORTCR(43, 0xE605102B), /* PORT43CR */
1755 PORTCR(44, 0xE605102C), /* PORT44CR */
1756 PORTCR(45, 0xE605102D), /* PORT45CR */
1757 PORTCR(46, 0xE605202E), /* PORT46CR */
1758 PORTCR(47, 0xE605202F), /* PORT47CR */
1759 PORTCR(48, 0xE6052030), /* PORT48CR */
1760 PORTCR(49, 0xE6052031), /* PORT49CR */
1761 PORTCR(50, 0xE6052032), /* PORT50CR */
1762 PORTCR(51, 0xE6052033), /* PORT51CR */
1763 PORTCR(52, 0xE6052034), /* PORT52CR */
1764 PORTCR(53, 0xE6052035), /* PORT53CR */
1765 PORTCR(54, 0xE6052036), /* PORT54CR */
1766 PORTCR(55, 0xE6052037), /* PORT55CR */
1767 PORTCR(56, 0xE6052038), /* PORT56CR */
1768 PORTCR(57, 0xE6052039), /* PORT57CR */
1769 PORTCR(58, 0xE605203A), /* PORT58CR */
1770 PORTCR(59, 0xE605203B), /* PORT59CR */
1771 PORTCR(60, 0xE605203C), /* PORT60CR */
1772 PORTCR(61, 0xE605203D), /* PORT61CR */
1773 PORTCR(62, 0xE605203E), /* PORT62CR */
1774 PORTCR(63, 0xE605203F), /* PORT63CR */
1775 PORTCR(64, 0xE6052040), /* PORT64CR */
1776 PORTCR(65, 0xE6052041), /* PORT65CR */
1777 PORTCR(66, 0xE6052042), /* PORT66CR */
1778 PORTCR(67, 0xE6052043), /* PORT67CR */
1779 PORTCR(68, 0xE6052044), /* PORT68CR */
1780 PORTCR(69, 0xE6052045), /* PORT69CR */
1781 PORTCR(70, 0xE6052046), /* PORT70CR */
1782 PORTCR(71, 0xE6052047), /* PORT71CR */
1783 PORTCR(72, 0xE6052048), /* PORT72CR */
1784 PORTCR(73, 0xE6052049), /* PORT73CR */
1785 PORTCR(74, 0xE605204A), /* PORT74CR */
1786 PORTCR(75, 0xE605204B), /* PORT75CR */
1787 PORTCR(76, 0xE605004C), /* PORT76CR */
1788 PORTCR(77, 0xE605004D), /* PORT77CR */
1789 PORTCR(78, 0xE605004E), /* PORT78CR */
1790 PORTCR(79, 0xE605004F), /* PORT79CR */
1791 PORTCR(80, 0xE6050050), /* PORT80CR */
1792 PORTCR(81, 0xE6050051), /* PORT81CR */
1793 PORTCR(82, 0xE6050052), /* PORT82CR */
1794 PORTCR(83, 0xE6050053), /* PORT83CR */
1795 PORTCR(84, 0xE6050054), /* PORT84CR */
1796 PORTCR(85, 0xE6050055), /* PORT85CR */
1797 PORTCR(86, 0xE6050056), /* PORT86CR */
1798 PORTCR(87, 0xE6050057), /* PORT87CR */
1799 PORTCR(88, 0xE6050058), /* PORT88CR */
1800 PORTCR(89, 0xE6050059), /* PORT89CR */
1801 PORTCR(90, 0xE605005A), /* PORT90CR */
1802 PORTCR(91, 0xE605005B), /* PORT91CR */
1803 PORTCR(92, 0xE605005C), /* PORT92CR */
1804 PORTCR(93, 0xE605005D), /* PORT93CR */
1805 PORTCR(94, 0xE605005E), /* PORT94CR */
1806 PORTCR(95, 0xE605005F), /* PORT95CR */
1807 PORTCR(96, 0xE6050060), /* PORT96CR */
1808 PORTCR(97, 0xE6050061), /* PORT97CR */
1809 PORTCR(98, 0xE6050062), /* PORT98CR */
1810 PORTCR(99, 0xE6050063), /* PORT99CR */
1811 PORTCR(100, 0xE6053064), /* PORT100CR */
1812 PORTCR(101, 0xE6053065), /* PORT101CR */
1813 PORTCR(102, 0xE6053066), /* PORT102CR */
1814 PORTCR(103, 0xE6053067), /* PORT103CR */
1815 PORTCR(104, 0xE6053068), /* PORT104CR */
1816 PORTCR(105, 0xE6053069), /* PORT105CR */
1817 PORTCR(106, 0xE605306A), /* PORT106CR */
1818 PORTCR(107, 0xE605306B), /* PORT107CR */
1819 PORTCR(108, 0xE605306C), /* PORT108CR */
1820 PORTCR(109, 0xE605306D), /* PORT109CR */
1821 PORTCR(110, 0xE605306E), /* PORT110CR */
1822 PORTCR(111, 0xE605306F), /* PORT111CR */
1823 PORTCR(112, 0xE6053070), /* PORT112CR */
1824 PORTCR(113, 0xE6053071), /* PORT113CR */
1825 PORTCR(114, 0xE6053072), /* PORT114CR */
1826 PORTCR(115, 0xE6053073), /* PORT115CR */
1827 PORTCR(116, 0xE6053074), /* PORT116CR */
1828 PORTCR(117, 0xE6053075), /* PORT117CR */
1829 PORTCR(118, 0xE6053076), /* PORT118CR */
1830 PORTCR(119, 0xE6053077), /* PORT119CR */
1831 PORTCR(120, 0xE6053078), /* PORT120CR */
1832 PORTCR(121, 0xE6050079), /* PORT121CR */
1833 PORTCR(122, 0xE605007A), /* PORT122CR */
1834 PORTCR(123, 0xE605007B), /* PORT123CR */
1835 PORTCR(124, 0xE605007C), /* PORT124CR */
1836 PORTCR(125, 0xE605007D), /* PORT125CR */
1837 PORTCR(126, 0xE605007E), /* PORT126CR */
1838 PORTCR(127, 0xE605007F), /* PORT127CR */
1839 PORTCR(128, 0xE6050080), /* PORT128CR */
1840 PORTCR(129, 0xE6050081), /* PORT129CR */
1841 PORTCR(130, 0xE6050082), /* PORT130CR */
1842 PORTCR(131, 0xE6050083), /* PORT131CR */
1843 PORTCR(132, 0xE6050084), /* PORT132CR */
1844 PORTCR(133, 0xE6050085), /* PORT133CR */
1845 PORTCR(134, 0xE6050086), /* PORT134CR */
1846 PORTCR(135, 0xE6050087), /* PORT135CR */
1847 PORTCR(136, 0xE6050088), /* PORT136CR */
1848 PORTCR(137, 0xE6050089), /* PORT137CR */
1849 PORTCR(138, 0xE605008A), /* PORT138CR */
1850 PORTCR(139, 0xE605008B), /* PORT139CR */
1851 PORTCR(140, 0xE605008C), /* PORT140CR */
1852 PORTCR(141, 0xE605008D), /* PORT141CR */
1853 PORTCR(142, 0xE605008E), /* PORT142CR */
1854 PORTCR(143, 0xE605008F), /* PORT143CR */
1855 PORTCR(144, 0xE6050090), /* PORT144CR */
1856 PORTCR(145, 0xE6050091), /* PORT145CR */
1857 PORTCR(146, 0xE6050092), /* PORT146CR */
1858 PORTCR(147, 0xE6050093), /* PORT147CR */
1859 PORTCR(148, 0xE6050094), /* PORT148CR */
1860 PORTCR(149, 0xE6050095), /* PORT149CR */
1861 PORTCR(150, 0xE6050096), /* PORT150CR */
1862 PORTCR(151, 0xE6050097), /* PORT151CR */
1863 PORTCR(152, 0xE6053098), /* PORT152CR */
1864 PORTCR(153, 0xE6053099), /* PORT153CR */
1865 PORTCR(154, 0xE605309A), /* PORT154CR */
1866 PORTCR(155, 0xE605309B), /* PORT155CR */
1867 PORTCR(156, 0xE605009C), /* PORT156CR */
1868 PORTCR(157, 0xE605009D), /* PORT157CR */
1869 PORTCR(158, 0xE605009E), /* PORT158CR */
1870 PORTCR(159, 0xE605009F), /* PORT159CR */
1871 PORTCR(160, 0xE60500A0), /* PORT160CR */
1872 PORTCR(161, 0xE60500A1), /* PORT161CR */
1873 PORTCR(162, 0xE60500A2), /* PORT162CR */
1874 PORTCR(163, 0xE60500A3), /* PORT163CR */
1875 PORTCR(164, 0xE60500A4), /* PORT164CR */
1876 PORTCR(165, 0xE60500A5), /* PORT165CR */
1877 PORTCR(166, 0xE60500A6), /* PORT166CR */
1878 PORTCR(167, 0xE60520A7), /* PORT167CR */
1879 PORTCR(168, 0xE60520A8), /* PORT168CR */
1880 PORTCR(169, 0xE60520A9), /* PORT169CR */
1881 PORTCR(170, 0xE60520AA), /* PORT170CR */
1882 PORTCR(171, 0xE60520AB), /* PORT171CR */
1883 PORTCR(172, 0xE60520AC), /* PORT172CR */
1884 PORTCR(173, 0xE60520AD), /* PORT173CR */
1885 PORTCR(174, 0xE60520AE), /* PORT174CR */
1886 PORTCR(175, 0xE60520AF), /* PORT175CR */
1887 PORTCR(176, 0xE60520B0), /* PORT176CR */
1888 PORTCR(177, 0xE60520B1), /* PORT177CR */
1889 PORTCR(178, 0xE60520B2), /* PORT178CR */
1890 PORTCR(179, 0xE60520B3), /* PORT179CR */
1891 PORTCR(180, 0xE60520B4), /* PORT180CR */
1892 PORTCR(181, 0xE60520B5), /* PORT181CR */
1893 PORTCR(182, 0xE60520B6), /* PORT182CR */
1894 PORTCR(183, 0xE60520B7), /* PORT183CR */
1895 PORTCR(184, 0xE60520B8), /* PORT184CR */
1896 PORTCR(185, 0xE60520B9), /* PORT185CR */
1897 PORTCR(186, 0xE60520BA), /* PORT186CR */
1898 PORTCR(187, 0xE60520BB), /* PORT187CR */
1899 PORTCR(188, 0xE60520BC), /* PORT188CR */
1900 PORTCR(189, 0xE60520BD), /* PORT189CR */
1901 PORTCR(190, 0xE60520BE), /* PORT190CR */
1902
1903 { PINMUX_CFG_REG("MSEL1CR", 0xE605800C, 32, 1) {
1904 MSEL1CR_31_0, MSEL1CR_31_1,
1905 MSEL1CR_30_0, MSEL1CR_30_1,
1906 MSEL1CR_29_0, MSEL1CR_29_1,
1907 MSEL1CR_28_0, MSEL1CR_28_1,
1908 MSEL1CR_27_0, MSEL1CR_27_1,
1909 MSEL1CR_26_0, MSEL1CR_26_1,
1910 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
1911 0, 0, 0, 0, 0, 0, 0, 0,
1912 MSEL1CR_16_0, MSEL1CR_16_1,
1913 MSEL1CR_15_0, MSEL1CR_15_1,
1914 MSEL1CR_14_0, MSEL1CR_14_1,
1915 MSEL1CR_13_0, MSEL1CR_13_1,
1916 MSEL1CR_12_0, MSEL1CR_12_1,
1917 0, 0, 0, 0,
1918 MSEL1CR_9_0, MSEL1CR_9_1,
1919 MSEL1CR_8_0, MSEL1CR_8_1,
1920 MSEL1CR_7_0, MSEL1CR_7_1,
1921 MSEL1CR_6_0, MSEL1CR_6_1,
1922 0, 0,
1923 MSEL1CR_4_0, MSEL1CR_4_1,
1924 MSEL1CR_3_0, MSEL1CR_3_1,
1925 MSEL1CR_2_0, MSEL1CR_2_1,
1926 0, 0,
1927 MSEL1CR_0_0, MSEL1CR_0_1,
1928 }
1929 },
1930 { PINMUX_CFG_REG("MSEL3CR", 0xE6058020, 32, 1) {
1931 0, 0, 0, 0,
1932 0, 0, 0, 0,
1933 MSEL3CR_27_0, MSEL3CR_27_1,
1934 MSEL3CR_26_0, MSEL3CR_26_1,
1935 0, 0, 0, 0,
1936 0, 0, 0, 0,
1937 MSEL3CR_21_0, MSEL3CR_21_1,
1938 MSEL3CR_20_0, MSEL3CR_20_1,
1939 0, 0, 0, 0,
1940 0, 0, 0, 0,
1941 MSEL3CR_15_0, MSEL3CR_15_1,
1942 0, 0, 0, 0,
1943 0, 0, 0, 0,
1944 0, 0,
1945 MSEL3CR_9_0, MSEL3CR_9_1,
1946 0, 0, 0, 0,
1947 MSEL3CR_6_0, MSEL3CR_6_1,
1948 0, 0, 0, 0,
1949 0, 0, 0, 0,
1950 0, 0, 0, 0,
1951 }
1952 },
1953 { PINMUX_CFG_REG("MSEL4CR", 0xE6058024, 32, 1) {
1954 0, 0, 0, 0,
1955 0, 0, 0, 0,
1956 0, 0, 0, 0,
1957 0, 0, 0, 0,
1958 0, 0, 0, 0,
1959 0, 0, 0, 0,
1960 MSEL4CR_19_0, MSEL4CR_19_1,
1961 MSEL4CR_18_0, MSEL4CR_18_1,
1962 MSEL4CR_17_0, MSEL4CR_17_1,
1963 MSEL4CR_16_0, MSEL4CR_16_1,
1964 MSEL4CR_15_0, MSEL4CR_15_1,
1965 MSEL4CR_14_0, MSEL4CR_14_1,
1966 0, 0, 0, 0,
1967 0, 0,
1968 MSEL4CR_10_0, MSEL4CR_10_1,
1969 0, 0, 0, 0,
1970 0, 0,
1971 MSEL4CR_6_0, MSEL4CR_6_1,
1972 0, 0,
1973 MSEL4CR_4_0, MSEL4CR_4_1,
1974 0, 0, 0, 0,
1975 MSEL4CR_1_0, MSEL4CR_1_1,
1976 0, 0,
1977 }
1978 },
1979 { },
1980};
1981
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]1982static const struct pinmux_data_reg pinmux_data_regs[] = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]1983 { PINMUX_DATA_REG("PORTL095_064DR", 0xE6054008, 32) {
1984 PORT95_DATA, PORT94_DATA, PORT93_DATA, PORT92_DATA,
1985 PORT91_DATA, PORT90_DATA, PORT89_DATA, PORT88_DATA,
1986 PORT87_DATA, PORT86_DATA, PORT85_DATA, PORT84_DATA,
1987 PORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA,
1988 PORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA,
1989 0, 0, 0, 0,
1990 0, 0, 0, 0,
1991 0, 0, 0, 0,
1992 }
1993 },
1994 { PINMUX_DATA_REG("PORTL127_096DR", 0xE605400C, 32) {
1995 PORT127_DATA, PORT126_DATA, PORT125_DATA, PORT124_DATA,
1996 PORT123_DATA, PORT122_DATA, PORT121_DATA, 0,
1997 0, 0, 0, 0,
1998 0, 0, 0, 0,
1999 0, 0, 0, 0,
2000 0, 0, 0, 0,
2001 0, 0, 0, 0,
2002 PORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA,
2003 }
2004 },
2005 { PINMUX_DATA_REG("PORTL159_128DR", 0xE6054010, 32) {
2006 PORT159_DATA, PORT158_DATA, PORT157_DATA, PORT156_DATA,
2007 0, 0, 0, 0,
2008 PORT151_DATA, PORT150_DATA, PORT149_DATA, PORT148_DATA,
2009 PORT147_DATA, PORT146_DATA, PORT145_DATA, PORT144_DATA,
2010 PORT143_DATA, PORT142_DATA, PORT141_DATA, PORT140_DATA,
2011 PORT139_DATA, PORT138_DATA, PORT137_DATA, PORT136_DATA,
2012 PORT135_DATA, PORT134_DATA, PORT133_DATA, PORT132_DATA,
2013 PORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA,
2014 }
2015 },
2016 { PINMUX_DATA_REG("PORTL191_160DR", 0xE6054014, 32) {
2017 0, 0, 0, 0,
2018 0, 0, 0, 0,
2019 0, 0, 0, 0,
2020 0, 0, 0, 0,
2021 0, 0, 0, 0,
2022 0, 0, 0, 0,
2023 0, PORT166_DATA, PORT165_DATA, PORT164_DATA,
2024 PORT163_DATA, PORT162_DATA, PORT161_DATA, PORT160_DATA,
2025 }
2026 },
2027 { PINMUX_DATA_REG("PORTD031_000DR", 0xE6055000, 32) {
2028 PORT31_DATA, PORT30_DATA, PORT29_DATA, PORT28_DATA,
2029 PORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA,
2030 PORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA,
2031 PORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA,
2032 PORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA,
2033 PORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA,
2034 PORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA,
2035 PORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA,
2036 }
2037 },
2038 { PINMUX_DATA_REG("PORTD063_032DR", 0xE6055004, 32) {
2039 0, 0, 0, 0, 0, 0, 0, 0,
2040 0, 0, 0, 0, 0, 0, 0, 0,
2041 0, 0, PORT45_DATA, PORT44_DATA,
2042 PORT43_DATA, PORT42_DATA, PORT41_DATA, PORT40_DATA,
2043 PORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA,
2044 PORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA,
2045 }
2046 },
2047 { PINMUX_DATA_REG("PORTR063_032DR", 0xE6056004, 32) {
2048 PORT63_DATA, PORT62_DATA, PORT61_DATA, PORT60_DATA,
2049 PORT59_DATA, PORT58_DATA, PORT57_DATA, PORT56_DATA,
2050 PORT55_DATA, PORT54_DATA, PORT53_DATA, PORT52_DATA,
2051 PORT51_DATA, PORT50_DATA, PORT49_DATA, PORT48_DATA,
2052 PORT47_DATA, PORT46_DATA, 0, 0,
2053 0, 0, 0, 0,
2054 0, 0, 0, 0,
2055 0, 0, 0, 0,
2056 }
2057 },
2058 { PINMUX_DATA_REG("PORTR095_064DR", 0xE6056008, 32) {
2059 0, 0, 0, 0,
2060 0, 0, 0, 0,
2061 0, 0, 0, 0,
2062 0, 0, 0, 0,
2063 0, 0, 0, 0,
2064 PORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA,
2065 PORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA,
2066 PORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA,
2067 }
2068 },
2069 { PINMUX_DATA_REG("PORTR191_160DR", 0xE6056014, 32) {
2070 0, PORT190_DATA, PORT189_DATA, PORT188_DATA,
2071 PORT187_DATA, PORT186_DATA, PORT185_DATA, PORT184_DATA,
2072 PORT183_DATA, PORT182_DATA, PORT181_DATA, PORT180_DATA,
2073 PORT179_DATA, PORT178_DATA, PORT177_DATA, PORT176_DATA,
2074 PORT175_DATA, PORT174_DATA, PORT173_DATA, PORT172_DATA,
2075 PORT171_DATA, PORT170_DATA, PORT169_DATA, PORT168_DATA,
2076 PORT167_DATA, 0, 0, 0,
2077 0, 0, 0, 0,
2078 }
2079 },
2080 { PINMUX_DATA_REG("PORTU127_096DR", 0xE605700C, 32) {
2081 0, 0, 0, 0,
2082 0, 0, 0, PORT120_DATA,
2083 PORT119_DATA, PORT118_DATA, PORT117_DATA, PORT116_DATA,
2084 PORT115_DATA, PORT114_DATA, PORT113_DATA, PORT112_DATA,
2085 PORT111_DATA, PORT110_DATA, PORT109_DATA, PORT108_DATA,
2086 PORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA,
2087 PORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA,
2088 0, 0, 0, 0,
2089 }
2090 },
2091 { PINMUX_DATA_REG("PORTU159_128DR", 0xE6057010, 32) {
2092 0, 0, 0, 0,
2093 PORT155_DATA, PORT154_DATA, PORT153_DATA, PORT152_DATA,
2094 0, 0, 0, 0,
2095 0, 0, 0, 0,
2096 0, 0, 0, 0,
2097 0, 0, 0, 0,
2098 0, 0, 0, 0,
2099 0, 0, 0, 0,
2100 }
2101 },
2102 { },
2103};
2104
2105#define EXT_IRQ16L(n) evt2irq(0x200 + ((n) << 5))
2106#define EXT_IRQ16H(n) evt2irq(0x3200 + (((n) - 16) << 5))
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]2107static const struct pinmux_irq pinmux_irqs[] = {
Laurent Pinchartc07f54f2013-01-03 14:12:14 +0100[diff] [blame]2108 PINMUX_IRQ(EXT_IRQ16L(0), GPIO_PORT6, GPIO_PORT162),
2109 PINMUX_IRQ(EXT_IRQ16L(1), GPIO_PORT12),
2110 PINMUX_IRQ(EXT_IRQ16L(2), GPIO_PORT4, GPIO_PORT5),
2111 PINMUX_IRQ(EXT_IRQ16L(3), GPIO_PORT8, GPIO_PORT16),
2112 PINMUX_IRQ(EXT_IRQ16L(4), GPIO_PORT17, GPIO_PORT163),
2113 PINMUX_IRQ(EXT_IRQ16L(5), GPIO_PORT18),
2114 PINMUX_IRQ(EXT_IRQ16L(6), GPIO_PORT39, GPIO_PORT164),
2115 PINMUX_IRQ(EXT_IRQ16L(7), GPIO_PORT40, GPIO_PORT167),
2116 PINMUX_IRQ(EXT_IRQ16L(8), GPIO_PORT41, GPIO_PORT168),
2117 PINMUX_IRQ(EXT_IRQ16L(9), GPIO_PORT42, GPIO_PORT169),
2118 PINMUX_IRQ(EXT_IRQ16L(10), GPIO_PORT65),
2119 PINMUX_IRQ(EXT_IRQ16L(11), GPIO_PORT67),
2120 PINMUX_IRQ(EXT_IRQ16L(12), GPIO_PORT80, GPIO_PORT137),
2121 PINMUX_IRQ(EXT_IRQ16L(13), GPIO_PORT81, GPIO_PORT145),
2122 PINMUX_IRQ(EXT_IRQ16L(14), GPIO_PORT82, GPIO_PORT146),
2123 PINMUX_IRQ(EXT_IRQ16L(15), GPIO_PORT83, GPIO_PORT147),
2124 PINMUX_IRQ(EXT_IRQ16H(16), GPIO_PORT84, GPIO_PORT170),
2125 PINMUX_IRQ(EXT_IRQ16H(17), GPIO_PORT85),
2126 PINMUX_IRQ(EXT_IRQ16H(18), GPIO_PORT86),
2127 PINMUX_IRQ(EXT_IRQ16H(19), GPIO_PORT87),
2128 PINMUX_IRQ(EXT_IRQ16H(20), GPIO_PORT92),
2129 PINMUX_IRQ(EXT_IRQ16H(21), GPIO_PORT93),
2130 PINMUX_IRQ(EXT_IRQ16H(22), GPIO_PORT94),
2131 PINMUX_IRQ(EXT_IRQ16H(23), GPIO_PORT95),
2132 PINMUX_IRQ(EXT_IRQ16H(24), GPIO_PORT112),
2133 PINMUX_IRQ(EXT_IRQ16H(25), GPIO_PORT119),
2134 PINMUX_IRQ(EXT_IRQ16H(26), GPIO_PORT121, GPIO_PORT172),
2135 PINMUX_IRQ(EXT_IRQ16H(27), GPIO_PORT122, GPIO_PORT180),
2136 PINMUX_IRQ(EXT_IRQ16H(28), GPIO_PORT123, GPIO_PORT181),
2137 PINMUX_IRQ(EXT_IRQ16H(29), GPIO_PORT129, GPIO_PORT182),
2138 PINMUX_IRQ(EXT_IRQ16H(30), GPIO_PORT130, GPIO_PORT183),
2139 PINMUX_IRQ(EXT_IRQ16H(31), GPIO_PORT138, GPIO_PORT184),
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]2140};
2141
Laurent Pinchartcd3c1be2013-02-16 18:47:05 +0100[diff] [blame]2142const struct sh_pfc_soc_info sh7372_pinmux_info = {
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]2143 .name = "sh7372_pfc",
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]2144 .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
2145 .input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END },
2146 .input_pd = { PINMUX_INPUT_PULLDOWN_BEGIN, PINMUX_INPUT_PULLDOWN_END },
2147 .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]2148 .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },
2149
Laurent Pincharta373ed02012-11-29 13:24:07 +0100[diff] [blame]2150 .pins = pinmux_pins,
2151 .nr_pins = ARRAY_SIZE(pinmux_pins),
Guennadi Liakhovetski55f11f02013-01-23 17:37:45 +0100[diff] [blame]2152 .groups = pinmux_groups,
2153 .nr_groups = ARRAY_SIZE(pinmux_groups),
2154 .functions = pinmux_functions,
2155 .nr_functions = ARRAY_SIZE(pinmux_functions),
2156
Laurent Pincharta373ed02012-11-29 13:24:07 +0100[diff] [blame]2157 .func_gpios = pinmux_func_gpios,
2158 .nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),
Laurent Pinchartd7a7ca52012-11-28 17:51:00 +0100[diff] [blame]2159
Laurent Pinchart6e5469a2012-12-15 23:51:23 +0100[diff] [blame]2160 .cfg_regs = pinmux_config_regs,
2161 .data_regs = pinmux_data_regs,
2162
2163 .gpio_data = pinmux_data,
2164 .gpio_data_size = ARRAY_SIZE(pinmux_data),
2165
2166 .gpio_irq = pinmux_irqs,
2167 .gpio_irq_size = ARRAY_SIZE(pinmux_irqs),
2168};