blob: 7647c9d2c813e5dfe18688dd862ac75f715e17ea [file] [log] [blame]
AnilKumar Ch32bb00e2012-06-22 15:10:49 +05301/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
10/include/ "am33xx.dtsi"
11
12/ {
13 model = "TI AM335x EVM";
14 compatible = "ti,am335x-evm", "ti,am33xx";
15
AnilKumar Chefeedcf2012-08-31 15:07:20 +053016 cpus {
17 cpu@0 {
18 cpu0-supply = <&vdd1_reg>;
19 };
20 };
21
AnilKumar Ch32bb00e2012-06-22 15:10:49 +053022 memory {
23 device_type = "memory";
24 reg = <0x80000000 0x10000000>; /* 256 MB */
25 };
Vaibhav Hiremath53d91032012-08-15 16:53:25 +053026
AnilKumar Ch5d9b66f2012-11-06 19:18:29 +053027 am33xx_pinmux: pinmux@44e10800 {
28 pinctrl-names = "default";
AnilKumar Ch404aa0d2012-11-06 19:18:31 +053029 pinctrl-0 = <&matrix_keypad_s0 &volume_keys_s0>;
AnilKumar Ch5d9b66f2012-11-06 19:18:29 +053030
31 matrix_keypad_s0: matrix_keypad_s0 {
32 pinctrl-single,pins = <
33 0x54 0x7 /* gpmc_a5.gpio1_21, OUTPUT | MODE7 */
34 0x58 0x7 /* gpmc_a6.gpio1_22, OUTPUT | MODE7 */
35 0x64 0x27 /* gpmc_a9.gpio1_25, INPUT | MODE7 */
36 0x68 0x27 /* gpmc_a10.gpio1_26, INPUT | MODE7 */
37 0x6c 0x27 /* gpmc_a11.gpio1_27, INPUT | MODE7 */
38 >;
39 };
AnilKumar Ch404aa0d2012-11-06 19:18:31 +053040
41 volume_keys_s0: volume_keys_s0 {
42 pinctrl-single,pins = <
43 0x150 0x27 /* spi0_sclk.gpio0_2, INPUT | MODE7 */
44 0x154 0x27 /* spi0_d0.gpio0_3, INPUT | MODE7 */
45 >;
46 };
Vaibhav Hiremath3f866442013-03-26 14:14:01 +053047
48 i2c0_pins: pinmux_i2c0_pins {
49 pinctrl-single,pins = <
50 0x188 0x30 /* i2c0_sda.i2c0_sda PULLUP | INPUTENABLE | MODE0 */
51 0x18c 0x30 /* i2c0_scl.i2c0_scl PULLUP | INPUTENABLE | MODE0 */
52 >;
53 };
54
55 i2c1_pins: pinmux_i2c1_pins {
56 pinctrl-single,pins = <
57 0x158 0x32 /* spi0_d1.i2c1_sda PULLUP | INPUTENABLE | MODE2 */
58 0x15c 0x32 /* spi0_cs0.i2c1_scl PULLUP | INPUTENABLE | MODE2 */
59 >;
60 };
Vaibhav Hiremath9f2fbe12013-03-27 16:31:34 +053061
62 uart0_pins: pinmux_uart0_pins {
63 pinctrl-single,pins = <
64 0x170 0x30 /* uart0_rxd.uart0_rxd PULLUP | INPUTENABLE | MODE0 */
65 0x174 0x00 /* uart0_txd.uart0_txd PULLDOWN | MODE0 */
66 >;
67 };
AnilKumar Ch5d9b66f2012-11-06 19:18:29 +053068 };
69
Vaibhav Hiremath53d91032012-08-15 16:53:25 +053070 ocp {
Vaibhav Hiremathdde3b0d2013-03-28 11:36:05 +053071 uart0: serial@44e09000 {
Vaibhav Hiremath9f2fbe12013-03-27 16:31:34 +053072 pinctrl-names = "default";
73 pinctrl-0 = <&uart0_pins>;
74
Vaibhav Hiremath53d91032012-08-15 16:53:25 +053075 status = "okay";
76 };
AnilKumar Ch1b2a9702012-08-21 16:47:29 +053077
AnilKumar Chb918e2c2012-11-21 17:22:17 +053078 i2c0: i2c@44e0b000 {
Vaibhav Hiremath3f866442013-03-26 14:14:01 +053079 pinctrl-names = "default";
80 pinctrl-0 = <&i2c0_pins>;
81
AnilKumar Ch1b2a9702012-08-21 16:47:29 +053082 status = "okay";
83 clock-frequency = <400000>;
84
Vaibhav Hiremath5d83cb82012-08-27 16:59:08 +053085 tps: tps@2d {
86 reg = <0x2d>;
AnilKumar Ch1b2a9702012-08-21 16:47:29 +053087 };
88 };
AnilKumar Ch492dd022012-09-20 02:49:29 +053089
AnilKumar Chb918e2c2012-11-21 17:22:17 +053090 i2c1: i2c@4802a000 {
Vaibhav Hiremath3f866442013-03-26 14:14:01 +053091 pinctrl-names = "default";
92 pinctrl-0 = <&i2c1_pins>;
93
AnilKumar Ch492dd022012-09-20 02:49:29 +053094 status = "okay";
AnilKumar Chcd5cfac2012-09-21 21:19:11 +053095 clock-frequency = <100000>;
AnilKumar Ch492dd022012-09-20 02:49:29 +053096
97 lis331dlh: lis331dlh@18 {
98 compatible = "st,lis331dlh", "st,lis3lv02d";
99 reg = <0x18>;
100 Vdd-supply = <&lis3_reg>;
101 Vdd_IO-supply = <&lis3_reg>;
102
103 st,click-single-x;
104 st,click-single-y;
105 st,click-single-z;
106 st,click-thresh-x = <10>;
107 st,click-thresh-y = <10>;
108 st,click-thresh-z = <10>;
109 st,irq1-click;
110 st,irq2-click;
111 st,wakeup-x-lo;
112 st,wakeup-x-hi;
113 st,wakeup-y-lo;
114 st,wakeup-y-hi;
115 st,wakeup-z-lo;
116 st,wakeup-z-hi;
117 st,min-limit-x = <120>;
118 st,min-limit-y = <120>;
119 st,min-limit-z = <140>;
120 st,max-limit-x = <550>;
121 st,max-limit-y = <550>;
122 st,max-limit-z = <750>;
123 };
AnilKumar Chbf078552012-09-20 02:49:30 +0530124
AnilKumar Chcd5cfac2012-09-21 21:19:11 +0530125 tsl2550: tsl2550@39 {
126 compatible = "taos,tsl2550";
127 reg = <0x39>;
128 };
129
AnilKumar Chbf078552012-09-20 02:49:30 +0530130 tmp275: tmp275@48 {
131 compatible = "ti,tmp275";
132 reg = <0x48>;
133 };
AnilKumar Ch492dd022012-09-20 02:49:29 +0530134 };
AnilKumar Ch1b2a9702012-08-21 16:47:29 +0530135 };
136
137 vbat: fixedregulator@0 {
138 compatible = "regulator-fixed";
139 regulator-name = "vbat";
140 regulator-min-microvolt = <5000000>;
141 regulator-max-microvolt = <5000000>;
142 regulator-boot-on;
143 };
AnilKumar Ch492dd022012-09-20 02:49:29 +0530144
145 lis3_reg: fixedregulator@1 {
146 compatible = "regulator-fixed";
147 regulator-name = "lis3_reg";
148 regulator-boot-on;
149 };
AnilKumar Ch2ca1d312012-11-06 19:18:30 +0530150
151 matrix_keypad: matrix_keypad@0 {
152 compatible = "gpio-matrix-keypad";
153 debounce-delay-ms = <5>;
154 col-scan-delay-us = <2>;
155
AnilKumar Chb918e2c2012-11-21 17:22:17 +0530156 row-gpios = <&gpio1 25 0 /* Bank1, pin25 */
157 &gpio1 26 0 /* Bank1, pin26 */
158 &gpio1 27 0>; /* Bank1, pin27 */
AnilKumar Ch2ca1d312012-11-06 19:18:30 +0530159
AnilKumar Chb918e2c2012-11-21 17:22:17 +0530160 col-gpios = <&gpio1 21 0 /* Bank1, pin21 */
161 &gpio1 22 0>; /* Bank1, pin22 */
AnilKumar Ch2ca1d312012-11-06 19:18:30 +0530162
163 linux,keymap = <0x0000008b /* MENU */
164 0x0100009e /* BACK */
165 0x02000069 /* LEFT */
166 0x0001006a /* RIGHT */
167 0x0101001c /* ENTER */
168 0x0201006c>; /* DOWN */
169 };
AnilKumar Ch822c9932012-11-06 19:18:32 +0530170
171 gpio_keys: volume_keys@0 {
172 compatible = "gpio-keys";
173 #address-cells = <1>;
174 #size-cells = <0>;
175 autorepeat;
176
177 switch@9 {
178 label = "volume-up";
179 linux,code = <115>;
AnilKumar Chb918e2c2012-11-21 17:22:17 +0530180 gpios = <&gpio0 2 1>;
AnilKumar Ch822c9932012-11-06 19:18:32 +0530181 gpio-key,wakeup;
182 };
183
184 switch@10 {
185 label = "volume-down";
186 linux,code = <114>;
AnilKumar Chb918e2c2012-11-21 17:22:17 +0530187 gpios = <&gpio0 3 1>;
AnilKumar Ch822c9932012-11-06 19:18:32 +0530188 gpio-key,wakeup;
189 };
190 };
AnilKumar Ch1b2a9702012-08-21 16:47:29 +0530191};
192
193/include/ "tps65910.dtsi"
194
195&tps {
196 vcc1-supply = <&vbat>;
197 vcc2-supply = <&vbat>;
198 vcc3-supply = <&vbat>;
199 vcc4-supply = <&vbat>;
200 vcc5-supply = <&vbat>;
201 vcc6-supply = <&vbat>;
202 vcc7-supply = <&vbat>;
203 vccio-supply = <&vbat>;
204
205 regulators {
206 vrtc_reg: regulator@0 {
207 regulator-always-on;
208 };
209
210 vio_reg: regulator@1 {
211 regulator-always-on;
212 };
213
214 vdd1_reg: regulator@2 {
215 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
216 regulator-name = "vdd_mpu";
217 regulator-min-microvolt = <912500>;
218 regulator-max-microvolt = <1312500>;
219 regulator-boot-on;
220 regulator-always-on;
221 };
222
223 vdd2_reg: regulator@3 {
224 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
225 regulator-name = "vdd_core";
226 regulator-min-microvolt = <912500>;
227 regulator-max-microvolt = <1150000>;
228 regulator-boot-on;
229 regulator-always-on;
230 };
231
232 vdd3_reg: regulator@4 {
233 regulator-always-on;
234 };
235
236 vdig1_reg: regulator@5 {
237 regulator-always-on;
238 };
239
240 vdig2_reg: regulator@6 {
241 regulator-always-on;
242 };
243
244 vpll_reg: regulator@7 {
245 regulator-always-on;
246 };
247
248 vdac_reg: regulator@8 {
249 regulator-always-on;
250 };
251
252 vaux1_reg: regulator@9 {
253 regulator-always-on;
254 };
255
256 vaux2_reg: regulator@10 {
257 regulator-always-on;
258 };
259
260 vaux33_reg: regulator@11 {
261 regulator-always-on;
262 };
263
264 vmmc_reg: regulator@12 {
265 regulator-always-on;
266 };
Vaibhav Hiremath53d91032012-08-15 16:53:25 +0530267 };
AnilKumar Ch32bb00e2012-06-22 15:10:49 +0530268};
Mugunthan V N1a39a652012-11-14 09:08:00 +0000269
270&cpsw_emac0 {
271 phy_id = <&davinci_mdio>, <0>;
272};
273
274&cpsw_emac1 {
275 phy_id = <&davinci_mdio>, <1>;
276};