blob: e09f540f3217a8017950185c7ecb5f5c4960c06a [file] [log] [blame]
Catalin Marinas8ad68bb2005-10-31 14:25:02 +00001menu "RealView platform type"
2 depends on ARCH_REALVIEW
3
4config MACH_REALVIEW_EB
5 bool "Support RealView/EB platform"
Catalin Marinas8ad68bb2005-10-31 14:25:02 +00006 select ARM_GIC
7 help
8 Include support for the ARM(R) RealView Emulation Baseboard platform.
9
Jon Callan4c3ea372008-12-01 14:54:56 +000010config REALVIEW_EB_A9MP
11 bool "Support Multicore Cortex-A9"
12 depends on MACH_REALVIEW_EB
13 select CPU_V7
14 help
15 Enable support for the Cortex-A9MPCore tile on the Realview platform.
16
Catalin Marinas41579f42008-02-04 17:47:04 +010017config REALVIEW_EB_ARM11MP
18 bool "Support ARM11MPCore tile"
Russell King9b1283b2005-11-07 21:01:06 +000019 depends on MACH_REALVIEW_EB
Russell Kingc7508152008-10-26 10:55:14 +000020 select CPU_V6
Russell King9b1283b2005-11-07 21:01:06 +000021 help
Catalin Marinas41579f42008-02-04 17:47:04 +010022 Enable support for the ARM11MPCore tile on the Realview platform.
Russell King9b1283b2005-11-07 21:01:06 +000023
Catalin Marinas41579f42008-02-04 17:47:04 +010024config REALVIEW_EB_ARM11MP_REVB
25 bool "Support ARM11MPCore RevB tile"
26 depends on REALVIEW_EB_ARM11MP
Catalin Marinas4b172442007-02-14 19:20:28 +010027 default n
28 help
Catalin Marinas41579f42008-02-04 17:47:04 +010029 Enable support for the ARM11MPCore RevB tile on the Realview
30 platform. Since there are device address differences, a
Catalin Marinas4b172442007-02-14 19:20:28 +010031 kernel built with this option enabled is not compatible with
Catalin Marinas41579f42008-02-04 17:47:04 +010032 other revisions of the ARM11MPCore tile.
Catalin Marinas4b172442007-02-14 19:20:28 +010033
Bahadir Balban78fdcb42008-04-18 22:43:14 +010034config MACH_REALVIEW_PB11MP
35 bool "Support RealView/PB11MPCore platform"
Catalin Marinas6f13d272008-12-01 14:55:00 +000036 select CPU_V6
Bahadir Balban78fdcb42008-04-18 22:43:14 +010037 select ARM_GIC
Catalin Marinas6be62ba2009-02-12 15:59:21 +010038 select HAVE_PATA_PLATFORM
Bahadir Balban78fdcb42008-04-18 22:43:14 +010039 help
40 Include support for the ARM(R) RealView MPCore Platform Baseboard.
41 PB11MPCore is a platform with an on-board ARM11MPCore and has
42 support for PCI-E and Compact Flash.
43
Bahadir Balbanbc02c582008-04-18 22:43:16 +010044config MACH_REALVIEW_PB1176
45 bool "Support RealView/PB1176 platform"
Russell Kingc7508152008-10-26 10:55:14 +000046 select CPU_V6
Bahadir Balbanbc02c582008-04-18 22:43:16 +010047 select ARM_GIC
Bahadir Balbanbc02c582008-04-18 22:43:16 +010048 help
49 Include support for the ARM(R) RealView ARM1176 Platform Baseboard.
50
Catalin Marinasaf607742009-05-30 13:56:13 +010051config REALVIEW_PB1176_SECURE_FLASH
52 bool "Allow access to the secure flash memory block"
53 depends on MACH_REALVIEW_PB1176
54 default n
55 help
56 Select this option if Linux will only run in secure mode on the
57 RealView PB1176 platform and access to the secure flash memory
58 block (64MB @ 0x3c000000) is required.
59
Bahadir Balbane7c70822008-12-01 14:54:55 +000060config MACH_REALVIEW_PBA8
61 bool "Support RealView/PB-A8 platform"
62 select CPU_V7
63 select ARM_GIC
Catalin Marinas6be62ba2009-02-12 15:59:21 +010064 select HAVE_PATA_PLATFORM
Bahadir Balbane7c70822008-12-01 14:54:55 +000065 help
66 Include support for the ARM(R) RealView Cortex-A8 Platform Baseboard.
67 PB-A8 is a platform with an on-board Cortex-A8 and has support for
68 PCI-E and Compact Flash.
69
Colin Tuckley1b504bb2009-05-30 13:56:12 +010070config MACH_REALVIEW_PBX
71 bool "Support RealView/PBX platform"
72 select ARM_GIC
73 select HAVE_PATA_PLATFORM
74 help
75 Include support for the ARM(R) RealView PBX platform.
76
Catalin Marinas70bb62f2008-12-01 14:54:55 +000077config REALVIEW_HIGH_PHYS_OFFSET
78 bool "High physical base address for the RealView platform"
79 depends on !MACH_REALVIEW_PB1176
80 default y
81 help
82 RealView boards other than PB1176 have the RAM available at
83 0x70000000, 256MB of which being mirrored at 0x00000000. If
84 the board supports 512MB of RAM, this option allows the
85 memory to be accessed contiguously at the high physical
86 offset.
87
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000088endmenu