blob: 5a35bfdfc6a97a19d2d194afd288d65525835657 [file] [log] [blame]
Richard Zhao3c8276c2011-12-14 09:26:46 +08001/*
2 * Copyright 2011 Freescale Semiconductor, Inc.
3 * Copyright 2011 Linaro Ltd.
4 *
5 * The code contained herein is licensed under the GNU General Public
6 * License. You may obtain a copy of the GNU General Public License
7 * Version 2 or later at the following locations:
8 *
9 * http://www.opensource.org/licenses/gpl-license.html
10 * http://www.gnu.org/copyleft/gpl.html
11 */
12
13/dts-v1/;
14/include/ "imx6q.dtsi"
15
16/ {
17 model = "Freescale i.MX6 Quad SABRE Lite Board";
18 compatible = "fsl,imx6q-sabrelite", "fsl,imx6q";
19
20 memory {
21 reg = <0x10000000 0x40000000>;
22 };
23
24 soc {
Fabio Estevamf07439c2012-04-24 20:35:36 -030025 aips-bus@02000000 { /* AIPS1 */
26 spba-bus@02000000 {
27 ecspi@02008000 { /* eCSPI1 */
28 fsl,spi-num-chipselects = <1>;
29 cs-gpios = <&gpio3 19 0>;
30 status = "okay";
31
32 flash: m25p80@0 {
33 compatible = "sst,sst25vf016b";
34 spi-max-frequency = <20000000>;
35 reg = <0>;
36 };
37 };
Richard Zhaob1a5da82012-05-02 10:29:10 +080038
39 ssi1: ssi@02028000 {
40 fsl,mode = "i2s-slave";
41 status = "okay";
42 };
Fabio Estevamf07439c2012-04-24 20:35:36 -030043 };
44
45 };
46
Richard Zhao3c8276c2011-12-14 09:26:46 +080047 aips-bus@02100000 { /* AIPS2 */
Shawn Guo0c456cf2012-04-02 14:39:26 +080048 ethernet@02188000 {
Richard Zhao3c8276c2011-12-14 09:26:46 +080049 phy-mode = "rgmii";
50 phy-reset-gpios = <&gpio3 23 0>;
51 status = "okay";
52 };
53
54 usdhc@02198000 { /* uSDHC3 */
55 cd-gpios = <&gpio7 0 0>;
56 wp-gpios = <&gpio7 1 0>;
Shawn Guo6f6ea9372012-02-27 17:15:12 +080057 vmmc-supply = <&reg_3p3v>;
Richard Zhao3c8276c2011-12-14 09:26:46 +080058 status = "okay";
59 };
60
61 usdhc@0219c000 { /* uSDHC4 */
62 cd-gpios = <&gpio2 6 0>;
63 wp-gpios = <&gpio2 7 0>;
Shawn Guo6f6ea9372012-02-27 17:15:12 +080064 vmmc-supply = <&reg_3p3v>;
Richard Zhao3c8276c2011-12-14 09:26:46 +080065 status = "okay";
66 };
67
Richard Zhaof965cd52012-05-02 10:32:26 +080068 audmux@021d8000 {
69 status = "okay";
Richard Zhao5ca65c12012-05-09 11:21:11 +080070 pinctrl-names = "default";
71 pinctrl-0 = <&pinctrl_audmux_1>;
Richard Zhaof965cd52012-05-02 10:32:26 +080072 };
73
Shawn Guo0c456cf2012-04-02 14:39:26 +080074 uart2: serial@021e8000 {
Richard Zhao3c8276c2011-12-14 09:26:46 +080075 status = "okay";
76 };
Richard Zhaoadcec4c2012-02-02 10:12:03 +080077
78 i2c@021a0000 { /* I2C1 */
79 status = "okay";
80 clock-frequency = <100000>;
Richard Zhaod99a79f2012-05-09 10:47:20 +080081 pinctrl-names = "default";
82 pinctrl-0 = <&pinctrl_i2c1_1>;
Richard Zhaoadcec4c2012-02-02 10:12:03 +080083
84 codec: sgtl5000@0a {
85 compatible = "fsl,sgtl5000";
86 reg = <0x0a>;
87 VDDA-supply = <&reg_2p5v>;
88 VDDIO-supply = <&reg_3p3v>;
89 };
90 };
Richard Zhao3c8276c2011-12-14 09:26:46 +080091 };
92 };
Richard Zhaocf37a8e2012-02-02 10:12:02 +080093
94 regulators {
95 compatible = "simple-bus";
96
97 reg_2p5v: 2p5v {
98 compatible = "regulator-fixed";
99 regulator-name = "2P5V";
100 regulator-min-microvolt = <2500000>;
101 regulator-max-microvolt = <2500000>;
102 regulator-always-on;
103 };
104
105 reg_3p3v: 3p3v {
106 compatible = "regulator-fixed";
107 regulator-name = "3P3V";
108 regulator-min-microvolt = <3300000>;
109 regulator-max-microvolt = <3300000>;
110 regulator-always-on;
111 };
112 };
Richard Zhaob7879fe2012-05-09 14:15:45 +0800113
114 sound {
115 compatible = "fsl,imx6q-sabrelite-sgtl5000",
116 "fsl,imx-audio-sgtl5000";
117 model = "imx6q-sabrelite-sgtl5000";
118 ssi-controller = <&ssi1>;
119 audio-codec = <&codec>;
120 audio-routing =
121 "MIC_IN", "Mic Jack",
122 "Mic Jack", "Mic Bias",
123 "Headphone Jack", "HP_OUT";
124 mux-int-port = <1>;
125 mux-ext-port = <4>;
126 };
Richard Zhao3c8276c2011-12-14 09:26:46 +0800127};