blob: b1d329246b08dd59c1f328d1809e7504ac8eb902 [file] [log] [blame]
Valentine Barshakd60ff952007-08-29 17:39:42 +04001/*
2 * Device Tree Source for AMCC Sequoia
3 *
4 * Based on Bamboo code by Josh Boyer <jwboyer@linux.vnet.ibm.com>
5 * Copyright (c) 2006, 2007 IBM Corp.
6 *
7 * FIXME: Draft only!
8 *
9 * This file is licensed under the terms of the GNU General Public
10 * License version 2. This program is licensed "as is" without
11 * any warranty of any kind, whether express or implied.
12 *
13 */
14
David Gibson71f34972008-05-15 16:46:39 +100015/dts-v1/;
16
Valentine Barshakd60ff952007-08-29 17:39:42 +040017/ {
18 #address-cells = <2>;
19 #size-cells = <1>;
20 model = "amcc,sequoia";
21 compatible = "amcc,sequoia";
David Gibson71f34972008-05-15 16:46:39 +100022 dcr-parent = <&{/cpus/cpu@0}>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040023
Stefan Roese8aaed982007-12-15 18:55:16 +110024 aliases {
25 ethernet0 = &EMAC0;
26 ethernet1 = &EMAC1;
27 serial0 = &UART0;
28 serial1 = &UART1;
29 serial2 = &UART2;
30 serial3 = &UART3;
31 };
32
Valentine Barshakd60ff952007-08-29 17:39:42 +040033 cpus {
34 #address-cells = <1>;
35 #size-cells = <0>;
36
Josh Boyer72fda112007-12-06 13:20:05 -060037 cpu@0 {
Valentine Barshakd60ff952007-08-29 17:39:42 +040038 device_type = "cpu";
Josh Boyer72fda112007-12-06 13:20:05 -060039 model = "PowerPC,440EPx";
David Gibson71f34972008-05-15 16:46:39 +100040 reg = <0x00000000>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040041 clock-frequency = <0>; /* Filled in by zImage */
42 timebase-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +100043 i-cache-line-size = <32>;
44 d-cache-line-size = <32>;
45 i-cache-size = <32768>;
46 d-cache-size = <32768>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040047 dcr-controller;
48 dcr-access-method = "native";
49 };
50 };
51
52 memory {
53 device_type = "memory";
David Gibson71f34972008-05-15 16:46:39 +100054 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by zImage */
Valentine Barshakd60ff952007-08-29 17:39:42 +040055 };
56
57 UIC0: interrupt-controller0 {
58 compatible = "ibm,uic-440epx","ibm,uic";
59 interrupt-controller;
60 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +100061 dcr-reg = <0x0c0 0x009>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040062 #address-cells = <0>;
63 #size-cells = <0>;
64 #interrupt-cells = <2>;
65 };
66
67 UIC1: interrupt-controller1 {
68 compatible = "ibm,uic-440epx","ibm,uic";
69 interrupt-controller;
70 cell-index = <1>;
David Gibson71f34972008-05-15 16:46:39 +100071 dcr-reg = <0x0d0 0x009>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040072 #address-cells = <0>;
73 #size-cells = <0>;
74 #interrupt-cells = <2>;
David Gibson71f34972008-05-15 16:46:39 +100075 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
Valentine Barshakd60ff952007-08-29 17:39:42 +040076 interrupt-parent = <&UIC0>;
77 };
78
79 UIC2: interrupt-controller2 {
80 compatible = "ibm,uic-440epx","ibm,uic";
81 interrupt-controller;
82 cell-index = <2>;
David Gibson71f34972008-05-15 16:46:39 +100083 dcr-reg = <0x0e0 0x009>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040084 #address-cells = <0>;
85 #size-cells = <0>;
86 #interrupt-cells = <2>;
David Gibson71f34972008-05-15 16:46:39 +100087 interrupts = <0x1c 0x4 0x1d 0x4>; /* cascade */
Valentine Barshakd60ff952007-08-29 17:39:42 +040088 interrupt-parent = <&UIC0>;
89 };
90
91 SDR0: sdr {
92 compatible = "ibm,sdr-440epx", "ibm,sdr-440ep";
David Gibson71f34972008-05-15 16:46:39 +100093 dcr-reg = <0x00e 0x002>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040094 };
95
96 CPR0: cpr {
97 compatible = "ibm,cpr-440epx", "ibm,cpr-440ep";
David Gibson71f34972008-05-15 16:46:39 +100098 dcr-reg = <0x00c 0x002>;
Valentine Barshakd60ff952007-08-29 17:39:42 +040099 };
100
101 plb {
102 compatible = "ibm,plb-440epx", "ibm,plb4";
103 #address-cells = <2>;
104 #size-cells = <1>;
105 ranges;
106 clock-frequency = <0>; /* Filled in by zImage */
107
108 SDRAM0: sdram {
Valentine Barshakd60ff952007-08-29 17:39:42 +0400109 compatible = "ibm,sdram-440epx", "ibm,sdram-44x-ddr2denali";
David Gibson71f34972008-05-15 16:46:39 +1000110 dcr-reg = <0x010 0x002>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400111 };
112
Josh Boyer61d1baa2011-06-21 08:20:07 -0400113 CRYPTO: crypto@e0100000 {
114 compatible = "amcc,ppc440epx-crypto","amcc,ppc4xx-crypto";
115 reg = <0 0xE0100000 0x80400>;
116 interrupt-parent = <&UIC0>;
117 interrupts = <0x17 0x4>;
118 };
119
120 rng@e0120000 {
121 compatible = "amcc,ppc440epx-rng","amcc,ppc4xx-rng";
122 reg = <0 0xE0120000 0x150>;
123 };
124
Valentine Barshakd60ff952007-08-29 17:39:42 +0400125 DMA0: dma {
126 compatible = "ibm,dma-440epx", "ibm,dma-4xx";
David Gibson71f34972008-05-15 16:46:39 +1000127 dcr-reg = <0x100 0x027>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400128 };
129
130 MAL0: mcmal {
131 compatible = "ibm,mcmal-440epx", "ibm,mcmal2";
David Gibson71f34972008-05-15 16:46:39 +1000132 dcr-reg = <0x180 0x062>;
Valentine Barshakbd0076c2007-09-19 03:29:13 +1000133 num-tx-chans = <2>;
134 num-rx-chans = <2>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400135 interrupt-parent = <&MAL0>;
David Gibson71f34972008-05-15 16:46:39 +1000136 interrupts = <0x0 0x1 0x2 0x3 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400137 #interrupt-cells = <1>;
138 #address-cells = <0>;
139 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000140 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
141 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
142 /*SERR*/ 0x2 &UIC1 0x0 0x4
143 /*TXDE*/ 0x3 &UIC1 0x1 0x4
144 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
145 interrupt-map-mask = <0xffffffff>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400146 };
147
Valentine Barshakf82f5a22007-10-09 00:26:58 +1000148 USB1: usb@e0000400 {
Vitaly Bordug796bcae2008-11-09 19:43:30 +0100149 compatible = "ibm,usb-ohci-440epx", "ohci-be";
David Gibson71f34972008-05-15 16:46:39 +1000150 reg = <0x00000000 0xe0000400 0x00000060>;
Valentine Barshakf82f5a22007-10-09 00:26:58 +1000151 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000152 interrupts = <0x15 0x8>;
Valentine Barshakf82f5a22007-10-09 00:26:58 +1000153 };
154
Valentine Barshak3c0c6cb2007-09-25 05:29:52 +1000155 USB0: ehci@e0000300 {
156 compatible = "ibm,usb-ehci-440epx", "usb-ehci";
157 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000158 interrupts = <0x1a 0x4>;
159 reg = <0x00000000 0xe0000300 0x00000090 0x00000000 0xe0000390 0x00000070>;
Valentine Barshak3c0c6cb2007-09-25 05:29:52 +1000160 big-endian;
161 };
162
Valentine Barshakd60ff952007-08-29 17:39:42 +0400163 POB0: opb {
164 compatible = "ibm,opb-440epx", "ibm,opb";
165 #address-cells = <1>;
166 #size-cells = <1>;
David Gibson71f34972008-05-15 16:46:39 +1000167 ranges = <0x00000000 0x00000001 0x00000000 0x80000000
168 0x80000000 0x00000001 0x80000000 0x80000000>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400169 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000170 interrupts = <0x7 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400171 clock-frequency = <0>; /* Filled in by zImage */
172
173 EBC0: ebc {
174 compatible = "ibm,ebc-440epx", "ibm,ebc";
David Gibson71f34972008-05-15 16:46:39 +1000175 dcr-reg = <0x012 0x002>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400176 #address-cells = <2>;
177 #size-cells = <1>;
178 clock-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +1000179 interrupts = <0x5 0x1>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400180 interrupt-parent = <&UIC1>;
181
182 nor_flash@0,0 {
Josh Boyer504ca432007-09-15 04:54:14 +1000183 compatible = "amd,s29gl256n", "cfi-flash";
Valentine Barshakd60ff952007-08-29 17:39:42 +0400184 bank-width = <2>;
David Gibson71f34972008-05-15 16:46:39 +1000185 reg = <0x00000000 0x00000000 0x04000000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000186 #address-cells = <1>;
187 #size-cells = <1>;
188 partition@0 {
189 label = "Kernel";
David Gibson71f34972008-05-15 16:46:39 +1000190 reg = <0x00000000 0x00180000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000191 };
192 partition@180000 {
193 label = "ramdisk";
David Gibson71f34972008-05-15 16:46:39 +1000194 reg = <0x00180000 0x00200000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000195 };
196 partition@380000 {
197 label = "file system";
David Gibson71f34972008-05-15 16:46:39 +1000198 reg = <0x00380000 0x03aa0000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000199 };
200 partition@3e20000 {
201 label = "kozio";
David Gibson71f34972008-05-15 16:46:39 +1000202 reg = <0x03e20000 0x00140000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000203 };
204 partition@3f60000 {
205 label = "env";
David Gibson71f34972008-05-15 16:46:39 +1000206 reg = <0x03f60000 0x00040000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000207 };
208 partition@3fa0000 {
209 label = "u-boot";
David Gibson71f34972008-05-15 16:46:39 +1000210 reg = <0x03fa0000 0x00060000>;
Josh Boyer504ca432007-09-15 04:54:14 +1000211 };
Valentine Barshakd60ff952007-08-29 17:39:42 +0400212 };
213
Stefan Roese7b8d6392009-04-07 05:31:05 +0000214 ndfc@3,0 {
215 compatible = "ibm,ndfc";
216 reg = <0x00000003 0x00000000 0x00002000>;
217 ccr = <0x00001000>;
218 bank-settings = <0x80002222>;
219 #address-cells = <1>;
220 #size-cells = <1>;
221
222 nand {
223 #address-cells = <1>;
224 #size-cells = <1>;
225
226 partition@0 {
227 label = "u-boot";
228 reg = <0x00000000 0x00084000>;
229 };
230 partition@84000 {
231 label = "user";
232 reg = <0x00000000 0x01f7c000>;
233 };
234 };
235 };
Valentine Barshakd60ff952007-08-29 17:39:42 +0400236 };
237
238 UART0: serial@ef600300 {
239 device_type = "serial";
240 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000241 reg = <0xef600300 0x00000008>;
242 virtual-reg = <0xef600300>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400243 clock-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +1000244 current-speed = <115200>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400245 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000246 interrupts = <0x0 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400247 };
248
249 UART1: serial@ef600400 {
250 device_type = "serial";
251 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000252 reg = <0xef600400 0x00000008>;
253 virtual-reg = <0xef600400>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400254 clock-frequency = <0>;
255 current-speed = <0>;
256 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000257 interrupts = <0x1 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400258 };
259
260 UART2: serial@ef600500 {
261 device_type = "serial";
262 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000263 reg = <0xef600500 0x00000008>;
264 virtual-reg = <0xef600500>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400265 clock-frequency = <0>;
266 current-speed = <0>;
267 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000268 interrupts = <0x3 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400269 };
270
271 UART3: serial@ef600600 {
272 device_type = "serial";
273 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000274 reg = <0xef600600 0x00000008>;
275 virtual-reg = <0xef600600>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400276 clock-frequency = <0>;
277 current-speed = <0>;
278 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000279 interrupts = <0x4 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400280 };
281
282 IIC0: i2c@ef600700 {
Matthias Fuchs423da262008-09-07 21:57:21 +0000283 #address-cells = <1>;
284 #size-cells = <0>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400285 compatible = "ibm,iic-440epx", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000286 reg = <0xef600700 0x00000014>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400287 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000288 interrupts = <0x2 0x4>;
Matthias Fuchs423da262008-09-07 21:57:21 +0000289
290 hwmon@48 {
291 compatible = "adi,ad7414";
292 reg = <0x48>;
293 };
Valentine Barshakd60ff952007-08-29 17:39:42 +0400294 };
295
296 IIC1: i2c@ef600800 {
Matthias Fuchs423da262008-09-07 21:57:21 +0000297 #address-cells = <1>;
298 #size-cells = <0>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400299 compatible = "ibm,iic-440epx", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000300 reg = <0xef600800 0x00000014>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400301 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000302 interrupts = <0x7 0x4>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400303 };
304
305 ZMII0: emac-zmii@ef600d00 {
Valentine Barshakd60ff952007-08-29 17:39:42 +0400306 compatible = "ibm,zmii-440epx", "ibm,zmii";
David Gibson71f34972008-05-15 16:46:39 +1000307 reg = <0xef600d00 0x0000000c>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400308 };
309
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000310 RGMII0: emac-rgmii@ef601000 {
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000311 compatible = "ibm,rgmii-440epx", "ibm,rgmii";
David Gibson71f34972008-05-15 16:46:39 +1000312 reg = <0xef601000 0x00000008>;
Benjamin Herrenschmidt1f578772007-12-05 11:14:28 +1100313 has-mdio;
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000314 };
315
Valentine Barshakd60ff952007-08-29 17:39:42 +0400316 EMAC0: ethernet@ef600e00 {
Valentine Barshakd60ff952007-08-29 17:39:42 +0400317 device_type = "network";
318 compatible = "ibm,emac-440epx", "ibm,emac4";
319 interrupt-parent = <&EMAC0>;
David Gibson71f34972008-05-15 16:46:39 +1000320 interrupts = <0x0 0x1>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400321 #interrupt-cells = <1>;
322 #address-cells = <0>;
323 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000324 interrupt-map = </*Status*/ 0x0 &UIC0 0x18 0x4
325 /*Wake*/ 0x1 &UIC1 0x1d 0x4>;
Grant Erickson05781cc2008-07-08 08:03:11 +1000326 reg = <0xef600e00 0x00000074>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400327 local-mac-address = [000000000000];
328 mal-device = <&MAL0>;
Valentine Barshakbd0076c2007-09-19 03:29:13 +1000329 mal-tx-channel = <0>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400330 mal-rx-channel = <0>;
331 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000332 max-frame-size = <9000>;
333 rx-fifo-size = <4096>;
334 tx-fifo-size = <2048>;
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000335 phy-mode = "rgmii";
David Gibson71f34972008-05-15 16:46:39 +1000336 phy-map = <0x00000000>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400337 zmii-device = <&ZMII0>;
338 zmii-channel = <0>;
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000339 rgmii-device = <&RGMII0>;
340 rgmii-channel = <0>;
Benjamin Herrenschmidtbff713b2007-12-05 11:14:29 +1100341 has-inverted-stacr-oc;
342 has-new-stacr-staopc;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400343 };
344
345 EMAC1: ethernet@ef600f00 {
Valentine Barshakd60ff952007-08-29 17:39:42 +0400346 device_type = "network";
347 compatible = "ibm,emac-440epx", "ibm,emac4";
348 interrupt-parent = <&EMAC1>;
David Gibson71f34972008-05-15 16:46:39 +1000349 interrupts = <0x0 0x1>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400350 #interrupt-cells = <1>;
351 #address-cells = <0>;
352 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000353 interrupt-map = </*Status*/ 0x0 &UIC0 0x19 0x4
354 /*Wake*/ 0x1 &UIC1 0x1f 0x4>;
Grant Erickson05781cc2008-07-08 08:03:11 +1000355 reg = <0xef600f00 0x00000074>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400356 local-mac-address = [000000000000];
357 mal-device = <&MAL0>;
Valentine Barshakbd0076c2007-09-19 03:29:13 +1000358 mal-tx-channel = <1>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400359 mal-rx-channel = <1>;
360 cell-index = <1>;
David Gibson71f34972008-05-15 16:46:39 +1000361 max-frame-size = <9000>;
362 rx-fifo-size = <4096>;
363 tx-fifo-size = <2048>;
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000364 phy-mode = "rgmii";
David Gibson71f34972008-05-15 16:46:39 +1000365 phy-map = <0x00000000>;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400366 zmii-device = <&ZMII0>;
367 zmii-channel = <1>;
Valentine Barshak1f69dcf2007-10-02 00:12:09 +1000368 rgmii-device = <&RGMII0>;
369 rgmii-channel = <1>;
Benjamin Herrenschmidtbff713b2007-12-05 11:14:29 +1100370 has-inverted-stacr-oc;
371 has-new-stacr-staopc;
Valentine Barshakd60ff952007-08-29 17:39:42 +0400372 };
373 };
Valentine Barshak2a134482007-12-22 03:26:01 +1100374
375 PCI0: pci@1ec000000 {
376 device_type = "pci";
377 #interrupt-cells = <1>;
378 #size-cells = <2>;
379 #address-cells = <3>;
380 compatible = "ibm,plb440epx-pci", "ibm,plb-pci";
381 primary;
David Gibson71f34972008-05-15 16:46:39 +1000382 reg = <0x00000001 0xeec00000 0x00000008 /* Config space access */
383 0x00000001 0xeed00000 0x00000004 /* IACK */
384 0x00000001 0xeed00000 0x00000004 /* Special cycle */
385 0x00000001 0xef400000 0x00000040>; /* Internal registers */
Valentine Barshak2a134482007-12-22 03:26:01 +1100386
387 /* Outbound ranges, one memory and one IO,
388 * later cannot be changed. Chip supports a second
389 * IO range but we don't use it for now
Christian Ehrhardt78be7642008-05-06 12:37:15 -0500390 * From the 440EPx user manual:
391 * PCI 1 Memory 1 8000 0000 1 BFFF FFFF 1GB
392 * I/O 1 E800 0000 1 E800 FFFF 64KB
393 * I/O 1 E880 0000 1 EBFF FFFF 56MB
Valentine Barshak2a134482007-12-22 03:26:01 +1100394 */
David Gibson71f34972008-05-15 16:46:39 +1000395 ranges = <0x02000000 0x00000000 0x80000000 0x00000001 0x80000000 0x00000000 0x40000000
396 0x01000000 0x00000000 0x00000000 0x00000001 0xe8000000 0x00000000 0x00010000
397 0x01000000 0x00000000 0x00000000 0x00000001 0xe8800000 0x00000000 0x03800000>;
Valentine Barshak2a134482007-12-22 03:26:01 +1100398
399 /* Inbound 2GB range starting at 0 */
David Gibson71f34972008-05-15 16:46:39 +1000400 dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
Valentine Barshak2a134482007-12-22 03:26:01 +1100401
402 /* All PCI interrupts are routed to IRQ 67 */
David Gibson71f34972008-05-15 16:46:39 +1000403 interrupt-map-mask = <0x0 0x0 0x0 0x0>;
404 interrupt-map = < 0x0 0x0 0x0 0x0 &UIC2 0x3 0x8 >;
Valentine Barshak2a134482007-12-22 03:26:01 +1100405 };
Valentine Barshakd60ff952007-08-29 17:39:42 +0400406 };
407
408 chosen {
409 linux,stdout-path = "/plb/opb/serial@ef600300";
410 bootargs = "console=ttyS0,115200";
411 };
412};