Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_oneplus_msm8996 / bb3a8a178dec1e46df3138a30f76acf67fe12397 / . / arch / powerpc / kvm / e500_emulate.c
blob: d3c0c7c7f20974711a3f0a0bfe8d6c837c521e8b [file] [log] [blame]
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]1/*
2 * Copyright (C) 2008 Freescale Semiconductor, Inc. All rights reserved.
3 *
4 * Author: Yu Liu, <yu.liu@freescale.com>
5 *
6 * Description:
7 * This file is derived from arch/powerpc/kvm/44x_emulate.c,
8 * by Hollis Blanchard <hollisb@us.ibm.com>.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License, version 2, as
12 * published by the Free Software Foundation.
13 */
14
15#include <asm/kvm_ppc.h>
16#include <asm/disassemble.h>
17#include <asm/kvm_e500.h>
18
19#include "booke.h"
20#include "e500_tlb.h"
21
22#define XOP_TLBIVAX 786
23#define XOP_TLBSX 914
24#define XOP_TLBRE 946
25#define XOP_TLBWE 978
26
27int kvmppc_core_emulate_op(struct kvm_run *run, struct kvm_vcpu *vcpu,
28 unsigned int inst, int *advance)
29{
30 int emulated = EMULATE_DONE;
31 int ra;
32 int rb;
33 int rs;
34 int rt;
35
36 switch (get_op(inst)) {
37 case 31:
38 switch (get_xop(inst)) {
39
40 case XOP_TLBRE:
41 emulated = kvmppc_e500_emul_tlbre(vcpu);
42 break;
43
44 case XOP_TLBWE:
45 emulated = kvmppc_e500_emul_tlbwe(vcpu);
46 break;
47
48 case XOP_TLBSX:
49 rb = get_rb(inst);
50 emulated = kvmppc_e500_emul_tlbsx(vcpu,rb);
51 break;
52
53 case XOP_TLBIVAX:
54 ra = get_ra(inst);
55 rb = get_rb(inst);
56 emulated = kvmppc_e500_emul_tlbivax(vcpu, ra, rb);
57 break;
58
59 default:
60 emulated = EMULATE_FAIL;
61 }
62
63 break;
64
65 default:
66 emulated = EMULATE_FAIL;
67 }
68
69 if (emulated == EMULATE_FAIL)
70 emulated = kvmppc_booke_emulate_op(run, vcpu, inst, advance);
71
72 return emulated;
73}
74
75int kvmppc_core_emulate_mtspr(struct kvm_vcpu *vcpu, int sprn, int rs)
76{
77 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
78 int emulated = EMULATE_DONE;
79
80 switch (sprn) {
81 case SPRN_PID:
82 vcpu_e500->pid[0] = vcpu->arch.shadow_pid =
83 vcpu->arch.pid = vcpu->arch.gpr[rs];
84 break;
85 case SPRN_PID1:
86 vcpu_e500->pid[1] = vcpu->arch.gpr[rs]; break;
87 case SPRN_PID2:
88 vcpu_e500->pid[2] = vcpu->arch.gpr[rs]; break;
89 case SPRN_MAS0:
90 vcpu_e500->mas0 = vcpu->arch.gpr[rs]; break;
91 case SPRN_MAS1:
92 vcpu_e500->mas1 = vcpu->arch.gpr[rs]; break;
93 case SPRN_MAS2:
94 vcpu_e500->mas2 = vcpu->arch.gpr[rs]; break;
95 case SPRN_MAS3:
96 vcpu_e500->mas3 = vcpu->arch.gpr[rs]; break;
97 case SPRN_MAS4:
98 vcpu_e500->mas4 = vcpu->arch.gpr[rs]; break;
99 case SPRN_MAS6:
100 vcpu_e500->mas6 = vcpu->arch.gpr[rs]; break;
101 case SPRN_MAS7:
102 vcpu_e500->mas7 = vcpu->arch.gpr[rs]; break;
103 case SPRN_L1CSR1:
104 vcpu_e500->l1csr1 = vcpu->arch.gpr[rs]; break;
105 case SPRN_HID0:
106 vcpu_e500->hid0 = vcpu->arch.gpr[rs]; break;
107 case SPRN_HID1:
108 vcpu_e500->hid1 = vcpu->arch.gpr[rs]; break;
109
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame^]110 /* extra exceptions */
111 case SPRN_IVOR32:
112 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL] = vcpu->arch.gpr[rs];
113 break;
114 case SPRN_IVOR33:
115 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA] = vcpu->arch.gpr[rs];
116 break;
117 case SPRN_IVOR34:
118 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND] = vcpu->arch.gpr[rs];
119 break;
120 case SPRN_IVOR35:
121 vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR] = vcpu->arch.gpr[rs];
122 break;
123
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]124 default:
125 emulated = kvmppc_booke_emulate_mtspr(vcpu, sprn, rs);
126 }
127
128 return emulated;
129}
130
131int kvmppc_core_emulate_mfspr(struct kvm_vcpu *vcpu, int sprn, int rt)
132{
133 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
134 int emulated = EMULATE_DONE;
135
136 switch (sprn) {
137 case SPRN_PID:
138 vcpu->arch.gpr[rt] = vcpu_e500->pid[0]; break;
139 case SPRN_PID1:
140 vcpu->arch.gpr[rt] = vcpu_e500->pid[1]; break;
141 case SPRN_PID2:
142 vcpu->arch.gpr[rt] = vcpu_e500->pid[2]; break;
143 case SPRN_MAS0:
144 vcpu->arch.gpr[rt] = vcpu_e500->mas0; break;
145 case SPRN_MAS1:
146 vcpu->arch.gpr[rt] = vcpu_e500->mas1; break;
147 case SPRN_MAS2:
148 vcpu->arch.gpr[rt] = vcpu_e500->mas2; break;
149 case SPRN_MAS3:
150 vcpu->arch.gpr[rt] = vcpu_e500->mas3; break;
151 case SPRN_MAS4:
152 vcpu->arch.gpr[rt] = vcpu_e500->mas4; break;
153 case SPRN_MAS6:
154 vcpu->arch.gpr[rt] = vcpu_e500->mas6; break;
155 case SPRN_MAS7:
156 vcpu->arch.gpr[rt] = vcpu_e500->mas7; break;
157
158 case SPRN_TLB0CFG:
159 vcpu->arch.gpr[rt] = mfspr(SPRN_TLB0CFG);
160 vcpu->arch.gpr[rt] &= ~0xfffUL;
161 vcpu->arch.gpr[rt] |= vcpu_e500->guest_tlb_size[0];
162 break;
163
164 case SPRN_TLB1CFG:
165 vcpu->arch.gpr[rt] = mfspr(SPRN_TLB1CFG);
166 vcpu->arch.gpr[rt] &= ~0xfffUL;
167 vcpu->arch.gpr[rt] |= vcpu_e500->guest_tlb_size[1];
168 break;
169
170 case SPRN_L1CSR1:
171 vcpu->arch.gpr[rt] = vcpu_e500->l1csr1; break;
172 case SPRN_HID0:
173 vcpu->arch.gpr[rt] = vcpu_e500->hid0; break;
174 case SPRN_HID1:
175 vcpu->arch.gpr[rt] = vcpu_e500->hid1; break;
176
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame^]177 /* extra exceptions */
178 case SPRN_IVOR32:
179 vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL];
180 break;
181 case SPRN_IVOR33:
182 vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA];
183 break;
184 case SPRN_IVOR34:
185 vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND];
186 break;
187 case SPRN_IVOR35:
188 vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR];
189 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]190 default:
191 emulated = kvmppc_booke_emulate_mfspr(vcpu, sprn, rt);
192 }
193
194 return emulated;
195}
196