blob: bd9be0b5bc2034279d628f07eece8a3d9c2b394d [file] [log] [blame]
Anton Vorontsov34bcda62009-02-05 22:04:47 +03001* Freescale Enhanced Secure Digital Host Controller (eSDHC)
2
3The Enhanced Secure Digital Host Controller provides an interface
4for MMC, SD, and SDIO types of memory cards.
5
Chris Ball4efafee2012-06-11 21:48:16 -04006This file documents differences between the core properties described
7by mmc.txt and the properties used by the sdhci-esdhc driver.
8
Anton Vorontsov34bcda62009-02-05 22:04:47 +03009Required properties:
Anton Vorontsov34bcda62009-02-05 22:04:47 +030010 - interrupt-parent : interrupt source phandle.
11 - clock-frequency : specifies eSDHC base clock frequency.
Chris Ball4efafee2012-06-11 21:48:16 -040012
13Optional properties:
14 - sdhci,wp-inverted : specifies that eSDHC controller reports
15 inverted write-protect state; New devices should use the generic
16 "wp-inverted" property.
17 - sdhci,1-bit-only : specifies that a controller can only handle
18 1-bit data transfers. New devices should use the generic
19 "bus-width = <1>" property.
20 - sdhci,auto-cmd12: specifies that a controller can only handle auto
21 CMD12.
Anton Vorontsov34bcda62009-02-05 22:04:47 +030022
23Example:
24
25sdhci@2e000 {
Kumar Gala40461472009-05-08 08:47:45 -050026 compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
Anton Vorontsov34bcda62009-02-05 22:04:47 +030027 reg = <0x2e000 0x1000>;
28 interrupts = <42 0x8>;
29 interrupt-parent = <&ipic>;
30 /* Filled in by U-Boot */
31 clock-frequency = <0>;
32};