blob: 2b6103e55c34d6911e83c1e06cb5d78ff5809580 [file] [log] [blame]
Kuninori Morimoto53e42c22013-03-21 03:03:38 -07001/*
2 * Bock-W board support
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 * Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
Kuninori Morimotoca7bb302013-04-17 05:17:56 +000021#include <linux/mfd/tmio.h>
22#include <linux/mmc/host.h>
Kuninori Morimoto111ea172013-04-12 05:38:03 +000023#include <linux/pinctrl/machine.h>
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070024#include <linux/platform_device.h>
Kuninori Morimoto741440e2013-04-09 02:37:15 -070025#include <linux/regulator/fixed.h>
26#include <linux/regulator/machine.h>
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070027#include <linux/smsc911x.h>
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070028#include <mach/common.h>
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070029#include <mach/irqs.h>
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070030#include <mach/r8a7778.h>
31#include <asm/mach/arch.h>
32
Kuninori Morimotod998cef2013-04-08 23:54:16 -070033/*
34 * CN9(Upper side) SCIF/RCAN selection
35 *
36 * 1,4 3,6
37 * SW40 SCIF RCAN
38 * SW41 SCIF RCAN
39 */
40
Kuninori Morimoto741440e2013-04-09 02:37:15 -070041/* Dummy supplies, where voltage doesn't matter */
42static struct regulator_consumer_supply dummy_supplies[] = {
43 REGULATOR_SUPPLY("vddvario", "smsc911x"),
44 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
45};
46
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070047static struct smsc911x_platform_config smsc911x_data = {
48 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
49 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
50 .flags = SMSC911X_USE_32BIT,
51 .phy_interface = PHY_INTERFACE_MODE_MII,
52};
53
54static struct resource smsc911x_resources[] = {
55 DEFINE_RES_MEM(0x18300000, 0x1000),
56 DEFINE_RES_IRQ(irq_pin(0)), /* IRQ 0 */
57};
58
Kuninori Morimotoca7bb302013-04-17 05:17:56 +000059/* SDHI */
60static struct sh_mobile_sdhi_info sdhi0_info = {
61 .tmio_caps = MMC_CAP_SD_HIGHSPEED,
62 .tmio_ocr_mask = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
63 .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
64};
65
Kuninori Morimoto111ea172013-04-12 05:38:03 +000066static const struct pinctrl_map bockw_pinctrl_map[] = {
67 /* SCIF0 */
68 PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
69 "scif0_data_a", "scif0"),
70 PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
71 "scif0_ctrl", "scif0"),
Kuninori Morimotoca7bb302013-04-17 05:17:56 +000072 /* SDHI0 */
73 PIN_MAP_MUX_GROUP_DEFAULT("sh_mobile_sdhi.0", "pfc-r8a7778",
74 "sdhi0", "sdhi0"),
Kuninori Morimoto111ea172013-04-12 05:38:03 +000075};
76
Kuninori Morimoto44bfe682013-04-16 22:17:42 -070077#define FPGA 0x18200000
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070078#define IRQ0MR 0x30
Kuninori Morimotoca7bb302013-04-17 05:17:56 +000079#define PFC 0xfffc0000
80#define PUPR4 0x110
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070081static void __init bockw_init(void)
82{
Kuninori Morimoto44bfe682013-04-16 22:17:42 -070083 void __iomem *base;
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070084
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070085 r8a7778_clock_init();
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070086 r8a7778_init_irq_extpin(1);
Kuninori Morimoto53e42c22013-03-21 03:03:38 -070087 r8a7778_add_standard_devices();
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070088
Kuninori Morimoto111ea172013-04-12 05:38:03 +000089 pinctrl_register_mappings(bockw_pinctrl_map,
90 ARRAY_SIZE(bockw_pinctrl_map));
91 r8a7778_pinmux_init();
92
Kuninori Morimotoca7bb302013-04-17 05:17:56 +000093 /* for SMSC */
Kuninori Morimoto44bfe682013-04-16 22:17:42 -070094 base = ioremap_nocache(FPGA, SZ_1M);
95 if (base) {
Kuninori Morimoto27d5f272013-04-01 21:20:02 -070096 /*
97 * CAUTION
98 *
99 * IRQ0/1 is cascaded interrupt from FPGA.
100 * it should be cared in the future
101 * Now, it is assuming IRQ0 was used only from SMSC.
102 */
Kuninori Morimoto44bfe682013-04-16 22:17:42 -0700103 u16 val = ioread16(base + IRQ0MR);
Kuninori Morimoto27d5f272013-04-01 21:20:02 -0700104 val &= ~(1 << 4); /* enable SMSC911x */
Kuninori Morimoto44bfe682013-04-16 22:17:42 -0700105 iowrite16(val, base + IRQ0MR);
106 iounmap(base);
Kuninori Morimoto27d5f272013-04-01 21:20:02 -0700107
Kuninori Morimoto741440e2013-04-09 02:37:15 -0700108 regulator_register_fixed(0, dummy_supplies,
109 ARRAY_SIZE(dummy_supplies));
110
Kuninori Morimoto27d5f272013-04-01 21:20:02 -0700111 platform_device_register_resndata(
112 &platform_bus, "smsc911x", -1,
113 smsc911x_resources, ARRAY_SIZE(smsc911x_resources),
114 &smsc911x_data, sizeof(smsc911x_data));
115 }
Kuninori Morimotoca7bb302013-04-17 05:17:56 +0000116
117 /* for SDHI */
118 base = ioremap_nocache(PFC, 0x200);
119 if (base) {
120 /*
121 * FIXME
122 *
123 * SDHI CD/WP pin needs pull-up
124 */
125 iowrite32(ioread32(base + PUPR4) | (3 << 26), base + PUPR4);
126 iounmap(base);
127
128 r8a7778_sdhi_init(0, &sdhi0_info);
129 }
Kuninori Morimoto53e42c22013-03-21 03:03:38 -0700130}
131
132static const char *bockw_boards_compat_dt[] __initdata = {
133 "renesas,bockw",
134 NULL,
135};
136
137DT_MACHINE_START(BOCKW_DT, "bockw")
138 .init_early = r8a7778_init_delay,
139 .init_irq = r8a7778_init_irq_dt,
140 .init_machine = bockw_init,
141 .init_time = shmobile_timer_init,
142 .dt_compat = bockw_boards_compat_dt,
143MACHINE_END