Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_oneplus_msm8996 / d31337657ba931253e6dd8c5b1e856c121e41bf8 / . / arch / powerpc / boot / dts / p2041rdb.dts
blob: 47bb461cf72a9b98a960af148dd8dcfb710e0e3e [file] [log] [blame]
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]1/*
Mingkai Hud3133762011-08-26 18:45:03 +0800[diff] [blame^]2 * P2041RDB Device Tree Source
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]3 *
4 * Copyright 2011 Freescale Semiconductor Inc.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are met:
8 * * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * * Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * * Neither the name of Freescale Semiconductor nor the
14 * names of its contributors may be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 *
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
21 * later version.
22 *
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
Mingkai Hud3133762011-08-26 18:45:03 +0800[diff] [blame^]35/include/ "p2041si.dtsi"
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]36
37/ {
Mingkai Hud3133762011-08-26 18:45:03 +0800[diff] [blame^]38 model = "fsl,P2041RDB";
39 compatible = "fsl,P2041RDB";
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]40 #address-cells = <2>;
41 #size-cells = <2>;
42 interrupt-parent = <&mpic>;
43
44 memory {
45 device_type = "memory";
46 };
47
48 soc: soc@ffe000000 {
49 spi@110000 {
50 flash@0 {
51 #address-cells = <1>;
52 #size-cells = <1>;
53 compatible = "spansion,s25sl12801";
54 reg = <0>;
55 spi-max-frequency = <40000000>; /* input clock */
56 partition@u-boot {
57 label = "u-boot";
58 reg = <0x00000000 0x00100000>;
59 read-only;
60 };
61 partition@kernel {
62 label = "kernel";
63 reg = <0x00100000 0x00500000>;
64 read-only;
65 };
66 partition@dtb {
67 label = "dtb";
68 reg = <0x00600000 0x00100000>;
69 read-only;
70 };
71 partition@fs {
72 label = "file system";
73 reg = <0x00700000 0x00900000>;
74 };
75 };
76 };
77
78 i2c@118000 {
79 lm75b@48 {
80 compatible = "nxp,lm75a";
81 reg = <0x48>;
82 };
83 eeprom@50 {
84 compatible = "at24,24c256";
85 reg = <0x50>;
86 };
87 rtc@68 {
88 compatible = "pericom,pt7c4338";
89 reg = <0x68>;
90 };
91 };
92
93 i2c@118100 {
94 eeprom@50 {
95 compatible = "at24,24c256";
96 reg = <0x50>;
97 };
98 };
99
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]100 usb1: usb@211000 {
101 dr_mode = "host";
Mingkai Hu3fce1c02011-06-28 15:52:34 +0800[diff] [blame]102 };
103 };
104
105 localbus@ffe124000 {
106 reg = <0xf 0xfe124000 0 0x1000>;
107 ranges = <0 0 0xf 0xe8000000 0x08000000>;
108
109 flash@0,0 {
110 compatible = "cfi-flash";
111 reg = <0 0 0x08000000>;
112 bank-width = <2>;
113 device-width = <2>;
114 };
115 };
116
117 pci0: pcie@ffe200000 {
118 reg = <0xf 0xfe200000 0 0x1000>;
119 ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x20000000
120 0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
121 pcie@0 {
122 ranges = <0x02000000 0 0xe0000000
123 0x02000000 0 0xe0000000
124 0 0x20000000
125
126 0x01000000 0 0x00000000
127 0x01000000 0 0x00000000
128 0 0x00010000>;
129 };
130 };
131
132 pci1: pcie@ffe201000 {
133 reg = <0xf 0xfe201000 0 0x1000>;
134 ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
135 0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
136 pcie@0 {
137 ranges = <0x02000000 0 0xe0000000
138 0x02000000 0 0xe0000000
139 0 0x20000000
140
141 0x01000000 0 0x00000000
142 0x01000000 0 0x00000000
143 0 0x00010000>;
144 };
145 };
146
147 pci2: pcie@ffe202000 {
148 reg = <0xf 0xfe202000 0 0x1000>;
149 ranges = <0x02000000 0 0xe0000000 0xc 0x40000000 0 0x20000000
150 0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;
151 pcie@0 {
152 ranges = <0x02000000 0 0xe0000000
153 0x02000000 0 0xe0000000
154 0 0x20000000
155
156 0x01000000 0 0x00000000
157 0x01000000 0 0x00000000
158 0 0x00010000>;
159 };
160 };
161};