blob: 3864a39f8ad3fada6c3c5ffee5aec0f84b7949a8 [file] [log] [blame]
Thierry Redingd8f4a9e2012-11-15 21:28:22 +00001/*
2 * Copyright (C) 2012 Avionic Design GmbH
3 * Copyright (C) 2012 NVIDIA CORPORATION. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9
Terje Bergstrom4231c6b2013-03-22 16:34:05 +020010#ifndef HOST1X_DRM_H
11#define HOST1X_DRM_H 1
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000012
13#include <drm/drmP.h>
14#include <drm/drm_crtc_helper.h>
15#include <drm/drm_edid.h>
16#include <drm/drm_fb_helper.h>
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000017#include <drm/drm_fixed.h>
18
Arto Merilainende2ba662013-03-22 16:34:08 +020019struct tegra_fb {
20 struct drm_framebuffer base;
21 struct tegra_bo **planes;
22 unsigned int num_planes;
23};
24
25struct tegra_fbdev {
26 struct drm_fb_helper base;
27 struct tegra_fb *fb;
28};
29
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020030struct host1x_drm {
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000031 struct drm_device *drm;
32 struct device *dev;
33 void __iomem *regs;
34 struct clk *clk;
35 int syncpt;
36 int irq;
37
38 struct mutex drm_clients_lock;
39 struct list_head drm_clients;
40 struct list_head drm_active;
41
42 struct mutex clients_lock;
43 struct list_head clients;
44
Arto Merilainende2ba662013-03-22 16:34:08 +020045 struct tegra_fbdev *fbdev;
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000046};
47
48struct host1x_client;
49
50struct host1x_client_ops {
51 int (*drm_init)(struct host1x_client *client, struct drm_device *drm);
52 int (*drm_exit)(struct host1x_client *client);
53};
54
55struct host1x_client {
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020056 struct host1x_drm *host1x;
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000057 struct device *dev;
58
59 const struct host1x_client_ops *ops;
60
61 struct list_head list;
62};
63
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020064extern int host1x_drm_init(struct host1x_drm *host1x, struct drm_device *drm);
65extern int host1x_drm_exit(struct host1x_drm *host1x);
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000066
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020067extern int host1x_register_client(struct host1x_drm *host1x,
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000068 struct host1x_client *client);
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020069extern int host1x_unregister_client(struct host1x_drm *host1x,
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000070 struct host1x_client *client);
71
72struct tegra_output;
73
74struct tegra_dc {
75 struct host1x_client client;
Thierry Reding6e5ff992012-11-28 11:45:47 +010076 spinlock_t lock;
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000077
Arto Merilainenc89c0ea2013-03-22 16:34:06 +020078 struct host1x_drm *host1x;
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000079 struct device *dev;
80
81 struct drm_crtc base;
82 int pipe;
83
84 struct clk *clk;
85
86 void __iomem *regs;
87 int irq;
88
89 struct tegra_output *rgb;
90
91 struct list_head list;
92
93 struct drm_info_list *debugfs_files;
94 struct drm_minor *minor;
95 struct dentry *debugfs;
Thierry Reding3c03c462012-11-28 12:00:18 +010096
97 /* page-flip handling */
98 struct drm_pending_vblank_event *event;
Thierry Redingd8f4a9e2012-11-15 21:28:22 +000099};
100
101static inline struct tegra_dc *host1x_client_to_dc(struct host1x_client *client)
102{
103 return container_of(client, struct tegra_dc, client);
104}
105
106static inline struct tegra_dc *to_tegra_dc(struct drm_crtc *crtc)
107{
108 return container_of(crtc, struct tegra_dc, base);
109}
110
111static inline void tegra_dc_writel(struct tegra_dc *dc, unsigned long value,
112 unsigned long reg)
113{
114 writel(value, dc->regs + (reg << 2));
115}
116
117static inline unsigned long tegra_dc_readl(struct tegra_dc *dc,
118 unsigned long reg)
119{
120 return readl(dc->regs + (reg << 2));
121}
122
Thierry Redingf34bc782012-11-04 21:47:13 +0100123struct tegra_dc_window {
124 struct {
125 unsigned int x;
126 unsigned int y;
127 unsigned int w;
128 unsigned int h;
129 } src;
130 struct {
131 unsigned int x;
132 unsigned int y;
133 unsigned int w;
134 unsigned int h;
135 } dst;
136 unsigned int bits_per_pixel;
137 unsigned int format;
138 unsigned int stride[2];
139 unsigned long base[3];
140};
141
142/* from dc.c */
143extern unsigned int tegra_dc_format(uint32_t format);
144extern int tegra_dc_setup_window(struct tegra_dc *dc, unsigned int index,
145 const struct tegra_dc_window *window);
Thierry Reding6e5ff992012-11-28 11:45:47 +0100146extern void tegra_dc_enable_vblank(struct tegra_dc *dc);
147extern void tegra_dc_disable_vblank(struct tegra_dc *dc);
Thierry Reding3c03c462012-11-28 12:00:18 +0100148extern void tegra_dc_cancel_page_flip(struct drm_crtc *crtc,
149 struct drm_file *file);
Thierry Redingf34bc782012-11-04 21:47:13 +0100150
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000151struct tegra_output_ops {
152 int (*enable)(struct tegra_output *output);
153 int (*disable)(struct tegra_output *output);
154 int (*setup_clock)(struct tegra_output *output, struct clk *clk,
155 unsigned long pclk);
156 int (*check_mode)(struct tegra_output *output,
157 struct drm_display_mode *mode,
158 enum drm_mode_status *status);
159};
160
161enum tegra_output_type {
162 TEGRA_OUTPUT_RGB,
Thierry Redingedec4af2012-11-15 21:28:23 +0000163 TEGRA_OUTPUT_HDMI,
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000164};
165
166struct tegra_output {
167 struct device_node *of_node;
168 struct device *dev;
169
170 const struct tegra_output_ops *ops;
171 enum tegra_output_type type;
172
173 struct i2c_adapter *ddc;
174 const struct edid *edid;
175 unsigned int hpd_irq;
176 int hpd_gpio;
177
178 struct drm_encoder encoder;
179 struct drm_connector connector;
180};
181
182static inline struct tegra_output *encoder_to_output(struct drm_encoder *e)
183{
184 return container_of(e, struct tegra_output, encoder);
185}
186
187static inline struct tegra_output *connector_to_output(struct drm_connector *c)
188{
189 return container_of(c, struct tegra_output, connector);
190}
191
192static inline int tegra_output_enable(struct tegra_output *output)
193{
194 if (output && output->ops && output->ops->enable)
195 return output->ops->enable(output);
196
197 return output ? -ENOSYS : -EINVAL;
198}
199
200static inline int tegra_output_disable(struct tegra_output *output)
201{
202 if (output && output->ops && output->ops->disable)
203 return output->ops->disable(output);
204
205 return output ? -ENOSYS : -EINVAL;
206}
207
208static inline int tegra_output_setup_clock(struct tegra_output *output,
209 struct clk *clk, unsigned long pclk)
210{
211 if (output && output->ops && output->ops->setup_clock)
212 return output->ops->setup_clock(output, clk, pclk);
213
214 return output ? -ENOSYS : -EINVAL;
215}
216
217static inline int tegra_output_check_mode(struct tegra_output *output,
218 struct drm_display_mode *mode,
219 enum drm_mode_status *status)
220{
221 if (output && output->ops && output->ops->check_mode)
222 return output->ops->check_mode(output, mode, status);
223
224 return output ? -ENOSYS : -EINVAL;
225}
226
227/* from rgb.c */
228extern int tegra_dc_rgb_probe(struct tegra_dc *dc);
229extern int tegra_dc_rgb_init(struct drm_device *drm, struct tegra_dc *dc);
230extern int tegra_dc_rgb_exit(struct tegra_dc *dc);
231
232/* from output.c */
233extern int tegra_output_parse_dt(struct tegra_output *output);
234extern int tegra_output_init(struct drm_device *drm, struct tegra_output *output);
235extern int tegra_output_exit(struct tegra_output *output);
236
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000237/* from fb.c */
Arto Merilainende2ba662013-03-22 16:34:08 +0200238struct tegra_bo *tegra_fb_get_plane(struct drm_framebuffer *framebuffer,
239 unsigned int index);
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000240extern int tegra_drm_fb_init(struct drm_device *drm);
241extern void tegra_drm_fb_exit(struct drm_device *drm);
Arto Merilainende2ba662013-03-22 16:34:08 +0200242extern void tegra_fbdev_restore_mode(struct tegra_fbdev *fbdev);
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000243
Thierry Redingd8f4a9e2012-11-15 21:28:22 +0000244extern struct drm_driver tegra_drm_driver;
245
Terje Bergstrom4231c6b2013-03-22 16:34:05 +0200246#endif /* HOST1X_DRM_H */