Gitiles
Code Review Sign In
review.evervolv.com / android_kernel_oneplus_msm8996 / eb05ead90ddb2a4e51d34f6c25f01c2e0653da59 / . / arch / arm / mach-omap2 / opp3xxx_data.c
blob: fd3a1af8d51e1af432b6fc76251257c11ac916e3 [file] [log] [blame]
Nishanth Menonfd1478c2010-12-09 09:13:46 -0600[diff] [blame]1/*
2 * OMAP3 OPP table definitions.
3 *
4 * Copyright (C) 2009-2010 Texas Instruments Incorporated - http://www.ti.com/
5 * Nishanth Menon
6 * Kevin Hilman
7 * Copyright (C) 2010 Nokia Corporation.
8 * Eduardo Valentin
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
15 * kind, whether express or implied; without even the implied warranty
16 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 */
19#include <linux/module.h>
20
21#include <plat/cpu.h>
22
23#include "omap_opp_data.h"
Menon, Nishantheb05ead2011-01-05 20:49:35 +0000[diff] [blame^]24#include "pm.h"
Nishanth Menonfd1478c2010-12-09 09:13:46 -0600[diff] [blame]25
26static struct omap_opp_def __initdata omap34xx_opp_def_list[] = {
27 /* MPU OPP1 */
28 OPP_INITIALIZER("mpu", true, 125000000, 975000),
29 /* MPU OPP2 */
30 OPP_INITIALIZER("mpu", true, 250000000, 1075000),
31 /* MPU OPP3 */
32 OPP_INITIALIZER("mpu", true, 500000000, 1200000),
33 /* MPU OPP4 */
34 OPP_INITIALIZER("mpu", true, 550000000, 1270000),
35 /* MPU OPP5 */
36 OPP_INITIALIZER("mpu", true, 600000000, 1350000),
37
38 /*
39 * L3 OPP1 - 41.5 MHz is disabled because: The voltage for that OPP is
40 * almost the same than the one at 83MHz thus providing very little
41 * gain for the power point of view. In term of energy it will even
42 * increase the consumption due to the very negative performance
43 * impact that frequency will do to the MPU and the whole system in
44 * general.
45 */
46 OPP_INITIALIZER("l3_main", false, 41500000, 975000),
47 /* L3 OPP2 */
48 OPP_INITIALIZER("l3_main", true, 83000000, 1050000),
49 /* L3 OPP3 */
50 OPP_INITIALIZER("l3_main", true, 166000000, 1150000),
51
52 /* DSP OPP1 */
53 OPP_INITIALIZER("iva", true, 90000000, 975000),
54 /* DSP OPP2 */
55 OPP_INITIALIZER("iva", true, 180000000, 1075000),
56 /* DSP OPP3 */
57 OPP_INITIALIZER("iva", true, 360000000, 1200000),
58 /* DSP OPP4 */
59 OPP_INITIALIZER("iva", true, 400000000, 1270000),
60 /* DSP OPP5 */
61 OPP_INITIALIZER("iva", true, 430000000, 1350000),
62};
63
64static struct omap_opp_def __initdata omap36xx_opp_def_list[] = {
65 /* MPU OPP1 - OPP50 */
66 OPP_INITIALIZER("mpu", true, 300000000, 1012500),
67 /* MPU OPP2 - OPP100 */
68 OPP_INITIALIZER("mpu", true, 600000000, 1200000),
69 /* MPU OPP3 - OPP-Turbo */
70 OPP_INITIALIZER("mpu", false, 800000000, 1325000),
71 /* MPU OPP4 - OPP-SB */
72 OPP_INITIALIZER("mpu", false, 1000000000, 1375000),
73
74 /* L3 OPP1 - OPP50 */
75 OPP_INITIALIZER("l3_main", true, 100000000, 1000000),
76 /* L3 OPP2 - OPP100, OPP-Turbo, OPP-SB */
77 OPP_INITIALIZER("l3_main", true, 200000000, 1200000),
78
79 /* DSP OPP1 - OPP50 */
80 OPP_INITIALIZER("iva", true, 260000000, 1012500),
81 /* DSP OPP2 - OPP100 */
82 OPP_INITIALIZER("iva", true, 520000000, 1200000),
83 /* DSP OPP3 - OPP-Turbo */
84 OPP_INITIALIZER("iva", false, 660000000, 1325000),
85 /* DSP OPP4 - OPP-SB */
86 OPP_INITIALIZER("iva", false, 800000000, 1375000),
87};
88
89/**
90 * omap3_opp_init() - initialize omap3 opp table
91 */
Menon, Nishantheb05ead2011-01-05 20:49:35 +0000[diff] [blame^]92int __init omap3_opp_init(void)
Nishanth Menonfd1478c2010-12-09 09:13:46 -0600[diff] [blame]93{
94 int r = -ENODEV;
95
96 if (!cpu_is_omap34xx())
97 return r;
98
99 if (cpu_is_omap3630())
100 r = omap_init_opp_table(omap36xx_opp_def_list,
101 ARRAY_SIZE(omap36xx_opp_def_list));
102 else
103 r = omap_init_opp_table(omap34xx_opp_def_list,
104 ARRAY_SIZE(omap34xx_opp_def_list));
105
106 return r;
107}
108device_initcall(omap3_opp_init);